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Resumen
El trabajo presentado en esta tesis se enmarca en el desarrollo de ins-
trumentación para el estudio de la estructura nuclear mediante el empleo
de espectrómetros gamma de alta resolución. Los continuos avances en la
búsqueda de mejora de estos aparatos desde el punto de vista de resolución
y eficiencia, así como la necesidad de incrementar la tasa de eventos por
unidad de tiempo, han resultado, durante los últimos años, en una migración
hacia el empleo de electrónica digital de alta rendimiento para el sistema de
adquisición de datos de estos experimentos.
En particular, esta tesis se centra en el diseño, programación, valida-
ción e integración de la tarjeta de control de los nuevos digitalizadores del
multidetector AGATA (Advanced GAmma Tracking Array). La tarjeta de
control se engloba en la nueva generación de electrónica, que, manteniendo
la base conceptual y especificaciones, se ha diseñado con componentes de
última generación, mejorando la integración, consumo y costes. En ese sen-
tido, a nivel global, se ha conseguido una reducción de, aproximadamente,
un 83% en el consumo y un 66% en los costes, así como una disminución del
número de tarjetas, mejorando la funcionalidad del sistema.
La tarjeta de control se encarga de proporcionar el reloj de digitali-
zación a los convertidores Analógico-Digital de las tarjetas digitalizadoras,
así como los pulsos de sincronismo de los datos provenientes del sistema de
trigger y sincronismo del experimento. Además, implementa la comunica-
ción con los dispositivos programables de las tarjetas del módulo digitaliza-
dor (incluida ella misma), cuyo control es realizado a través de la tarjeta de
preprocesamiento. Las comunicaciones hacia la tarjeta de preprocesamiento
son realizadas mediante enlaces ópticos de alta velocidad, mientras que las
tarjetas digitalizadoras y de control se interconectan mediante un bus es-
pecífico.
La estructura de este documento comprende cinco capítulos. El
primer capítulo hace una breve reseña a las peculiaridades de los experi-
mentos de estructura nuclear realizados mediante aceleradores, así como en
la instrumentación utilizada. Se centra en el proceso de detección de rayos
gamma y define las características de los espectrómetros gamma. Después se
presenta el array de detectores AGATA, así como las campañas experimen-
tales ya finalizadas y por realizar.
En el segundo capítulo se detalla la electrónica de AGATA: tanto la
que corresponde a la que se desarrolló a principios de siglo para el demos-
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trador de AGATA, así como la nueva generación en desarrollo, donde se en-
globa la tarjeta de control de los digitalizadores. Se presentan, por tanto, los
detalles técnicos del sistema de electrónica de front-end actual, describiendo
cada uno de los elementos de la cadena de adquisición. Una descripción
similar se realiza para las tarjetas del nuevo sistema de adquisición.
El tercer capítulo trata el diseño de la tarjeta de control. Presenta
los antecendentes que han motivado la realización de la tarjeta, la necesidad
del uso de la misma y los elementos fundamentales que la componen. Se
incluyen asimismo los detalles del proceso de diseño, desde la concepción de
la tarjeta a alto nivel hasta los detalles físicos de la misma, justificados según
las especificaciones de la tarjeta.
En el capítulo 4 se describen las pruebas realizadas aislando la tarjeta
de control de los otros componentes del sistema, para poder validar que se
cumplen las especificaciones de la misma a nivel de hardware. También se
presentan los resultados de las pruebas de caracterización, que muestran las
capacidades de la tarjeta y detallan su comportamiento en las distintas con-
figuraciones disponibles, de forma que validan su comportamiento también
en otros sistemas o condiciones de trabajo.
El capítulo final muestra los resultados de la integración de las tarjetas
de la nueva electrónica de front-end en la toma de datos reales provenientes
de un detector de AGATA. Se detallan también las mejoras alcanzadas res-
pecto al sistema actual así como el proceso de caracterización del sistema
completo. Finalmente se incluyen las conclusiones del trabajo y se apuntan
las posibles líneas futuras de investigación.
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Abstract
The context of the work presented in this document is the develop-
ment of instrumentation for nuclear structure studies using high resolution
gamma-ray spectrometers. The continuing research to improve this kind of
apparatus from the resolution and efficiency points of view, as well as the
necessity of incrementing the rate of events per time unit, have guided, du-
ring the last years, the migration from conventional analog electronics into
complex digital electronics for the data acquisition systems of these experi-
ments.
In particular, this document is focused in the design, implementation,
validation and integration of the control card of the new digitizers of the
AGATA (Advanced GAmma Tracking Array) multidetector. The control card
takes part in the new generation of electronics of the array, which, keeping
the conceptual basis and specifications, has been designed using last gene-
ration devices in order to improve the integration, power consumption and
costs. In this sense, at a global level, the new electronics of the experiment
compared to the present one reduces about a 83% in power consumption,
about a 66% in costs, and the total number of boards, improving the system
functionality.
The control card is in charge of providing the sampling clock to the
Analog-to-Digital converters within the digitizer boards, as well as the syn-
chronization pulses from the trigger and synchronization system of the ex-
periment. Furthermore, it implements the slow control of the programming
devices of the digitizer boards and itself, which is controlled from the pre-
processing board. The communications towards the preprocessing board are
implemented using high-speed optical links, whereas the digitizer boards are
accessed using a custom bus.
This document has been divided in five chapters. The first chapter
contains a brief introduction to the peculiarities of nuclear structure experi-
ments performed in accelerator facilities, as well as the coupled instrumen-
tation. It is focused in the gamma-ray detection process and defines the
characteristics of the gamma-ray spectrometers. Then, the AGATA detector
array, its past and future experimental campaigns are presented.
In the second chapter, the AGATA electronics is detailed: either the
electronics developed at the begining of the century for the AGATA de-
monstrator, either the new generation currently under development, where
the control card is included. Therefore, the technical details of the present
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front-end electronics system are presented, describing each element in the
data acquisition chain. A similar description is performed for the boards of
the new acquisition system.
The third chapter is focused in the design of the control card. It
presents the previous needs that motivated the card implementation, its re-
quirements from the system and the fundamental elements of the board.
Moreover, it includes the details of the design process, from the conception
of the board from a high-level point of view until its physical details, justified
according to the specifications of the card.
Chapter 4 describes the standalone tests performed to the control
card, used to validate the specifications at a hardware level. The results of
the characterization tests are also included, showing the capabilities of the
board in the several available configurations, in order to qualify the board
either in default conditions or in other working conditions.
The final chapter presents the results of the integration of the new
boards in the new front-end electronics system using data provided by an
AGATA detector. The improvements of the new system and the characteri-
zation of the complete system are also detailed. Finally, the conclusions of
this work and possible future research lines are included.
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Chapter 1
In-beam gamma-ray spectroscopy
with AGATA
“The first chapter of fools is to think themselves
wise.”
English proverb
1.1 Introduction
Nuclear gamma-ray spectroscopy is the quantitative study of the energy
photon spectra emitted by a nucleus. The analysis of the spectra produced by
high-energy photons begins on November 1895, when Roentgen discovers the X-
rays. Only about one month later, he already took a picture of his wife, obtaining
the first radiography of the history, presented in Fig. 1.1, which helped him to
obtain the first Nobel prize award in 1901. Later, in France, Becquerel used a
similar technique for discovering the radiation from the Uranium nucleus, which
was announced in 1896. In the 1920’s, the development of the quantum theory
boosted the elaboration of theories able to cope with quantal microscopic systems:
first, the atom, and then, the atomic nucleus. In this context began a race in the
study of the nuclear structure that still continues nowadays.
1.1.1 Nuclear structure
The nucleus is composed of a certain number of protons (Z) and neutrons
(N). The atomic number Z represents the nuclear charge and is associated with
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Figure 1.1: Photograph of the first X-ray exposure performed by Roentgen in
1895.
a chemical symbol. Nuclei with the same Z may exist with different number
of neutrons (the isotopes), as far as the protons and neutrons in the nuclei are
bounded. The nucleus, due to the electric charge of the protons, is bounded by
a subtle combination of the strong and electromagnetic forces, acting in equili-
brium. Therefore, the complexity of the study of the nucleus, as a many-body sys-
tem, presents challenges as the number of particles of this quantum-mechanical
system increases.
There are around 3000 nuclei already discovered, although they have been
predicted to be around 6000. Among them, only 300 are stable, and are highlighted
in black in Fig. 1.2. The figure corresponds to the Segrè chart, where the nuclides
are represented in a two dimensional diagram where the X axis is the N number
and the Y axis is the Z number. Only a few nuclei are stable and most of the
unstable ones decay to another nucleus emitting alpha or beta radiation, which, in
the case of +, also competes with the electronic capture.
The alpha decay occurs when the nucleus emit an alpha particle, which is
a nucleus of Helium (2 protons and 2 neutrons). Usually, the resulting nucleus is
excited, and it decays emitting gamma-rays according to its level scheme. The beta
decay has two flavours, the  , where an electron and antineutrino are produced
and the +, when a positron and a neutrino are generated. The special feature
of the + decay resides on the fact that the positron usually annihilates with the
electrons of the atoms, producing two gamma-rays with an energy of 0.511 MeV
2
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Figure 1.2: Table of nuclides. The highlighted numbers correspond to magic num-
bers, whereas the colours correspond to the main decay channels of the unstable
nuclei.
each.
The main goal of gamma-ray spectroscopy is the study of the nuclear struc-
ture by the measurement of de-excitation between particle bound nuclear states
[Reg02]. The nucleus de-excitation usually consists on the emission of gamma-
rays, which analysis allows studying fundamental properties of the involved nu-
clei. The bounded nucleus has a finite number of energy levels, if any, whereas the
atom has an infinite number of levels. This difference comes from the shortness
of the range of the strong force, which is about 10 15 meters.
The decay processes mentioned above frequently produce a daughter nu-
cleus in an excited state, that decays emitting gamma-rays. In the most general
view, structure studies involve nuclei with high values of angular momentum, the
structure of nuclei with exotic proton to neutron ratios or basic nuclear properties
of excited nuclear states such as excitation energy, angular momentum, spin and
3
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parity using conservation laws and electromagnetic selection rules. It is also po-
ssible to determine the decay probabilities of nuclear states, as their lifetimes can
reveal information on the structure of the initial and final states or the arrange-
ment of the nucleons within the many-body system that constitutes the nucleus.
1.2 Gamma-ray detection
Gamma-rays emitted by the nuclei and, therefore, of interest for nuclear
structure studies, usually have energies ranging from tens of keV to a few MeV. In
Fig. 1.3, the electromagnetic spectrum is presented for clarification. Gamma-ray
energies correspond to shorter wavelenghts than the visible ones, and, therefore,
to higher energies, as it is shown in the figure; around 104   105 times higher.
Figure 1.3: Electromagnetic spectrum.
Apart from the nuclear decay processes, other mechanisms that can produce
gamma and X-rays are the Bremsstrahlung or the radiation produced by Compton
backscattering in facilities of synchrotron radiation. These processes can pro-
duce high-energy gamma-rays when charged particles (generally electrons) are
accelerated or deccelerated and, therefore, emit radiation. Only Bremsstrahlung
is presently used for nuclear structure studies when detecting secondary gamma-
rays emitted by excitation states in the target nuclei [Her76], [Kai08], [McN10].
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Figure 1.4: Schematic representation of the three interactions of a gamma-ray
with matter with higher cross-section for the energies of interest for nuclear spec-
troscopy.
1.2.1 Interactions of gamma-rays with matter
The detection of the gamma-rays is possible due to their interaction with
matter and, in most of the cases, with the detector itself. In the range of energies
of interest, the three most probable processes that an incident gamma-ray can
experiment with matter are summarized in Fig. 1.4. The probability of interaction
with each process depends on the energy of the gamma-ray, as it is presented in
Fig. 1.5. The characteristics of these three processes are presented in the following
paragraphs:
• Photoelectric Absorption: Dominant cross-section at low-energy. In this
case, the incident gamma-ray deposits its energy to a bound electron of an
atom in the absorber. This electron is ejected with a kinetic energy which
is the difference between the gamma-ray energy and the binding energy of
the electron in that atom. This is specified in the following equation:
Ee  = E   Eb (1.1)
However, in a gamma-ray detector, the total energy of the incident gamma-
ray is usually recorded completely in the detector volume when the photo-
electric effect takes place. The atom that absorbs the incoming gamma-ray
is ionized due to the loss of a bounded electron, and may produce X-rays or
Auger electrons, with a total energy of Eb, that are lately detected together
with the ejected electron.
5
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Figure 1.5: Linear absortion coefficients of the three interactions of gamma-rays
with matter in the range of energies of interest for Silicon and Germanium.
• Compton Scattering: Dominant cross-section at mid-energy. Here, the inci-
dent gamma-ray shares its energy with an electron and a secondary gamma-
ray. These two will get a kinetic energy that depends on the scattering angle
(). The energy of the secondary gamma-ray is given by the following ex-
pression:
E0 =
E
1 +
E
m0c2
(1  cos)
(1.2)
• Pair Production: Dominant cross-section at high-energy. It is only allowed
at energies higher than 1022 keV (twice the energy of the equivalent mass
of a free electron or positron). It is produced by the interaction of the in-
cident gamma-ray with the Coulomb field of a nucleus, which generates a
pair electron-positron. It is necessary the presence of the nucleus to con-
serve the momentum, so this process can not be held in vacuum. From the
pair, the generated positron interacts with other electrons of the nucleus, io-
nizating them, and annihilates with a free electron, producing two, typically
collinear, gamma-rays. The excess of energy in the incident gamma-ray is
shared by the electron-positron pair generated:
Ee-;e+ = E   1022keV (1.3)
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Figure 1.6: Spectrum with the main interactions of gamma-rays with matter.
Figure extracted from [Kno79].
To depict how these three processes are found during the analysis of spec-
tra, one example of a spectrum from a High-Purity Germanium (HPGe) detector
illuminated with a 60Co source is presented in Fig. 1.6. The 60Co nucleus has
a half-life of 1925 days and decays, in the 99% of the cases, with a   decay
that emits a 318 keV electron-antineutrino pair and transforms the nucleus into
a 60Ni nucleus, in an excited state of 2.505 MeV. This daughter nucleus, to reach
its ground state, emits two gamma-rays of 1.173 and 1.332 MeV, which are the two
photons observed at the HPGe detector. In the spectrum, the two peaks produced
from the full absorption of the incident gamma-rays with these two energies can
be easily recognized. Moreover, on the right side, the sum of energies produced
by simultaneous incident gamma-rays are presented, as well as the 40K peak from
the activated materials surrounding the detector. Also the Compton plateau that
starts in its left part from the backscatter peak, can be observed. The pair produc-
tion generates the Single Escape (SE) and Double Escape (DE) peaks, as well as
the 511 keV peak, that corresponds to the capture of the 511 keV gamma-rays pro-
7
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duced by this interaction. However, the probability of this effect remains low due
to the energy involved, as it is depicted in Fig. 1.5. Finally, even the characteristic
X-rays from heavier nuclei, like lead, are shown on the left side of the spectrum.
1.2.2 Detection mechanisms
The aim of a gamma-ray detector is to generate, taking advantage of the
physical interactions of the photons with matter, an electric pulse which height
or integrated charge is proportional to the energy of the incident gamma-ray.
Mainly, there are three types of gamma-ray detectors, which are also schematized
in Fig. 1.7:
Figure 1.7: Schematic picture of the three types of detectors for gamma-rays: in
the top left corner, a gas-filled detector, in the top right, a photomultiplier tube
and in the bottom, a solid-state detector.
• Gas-filled detectors: Essentially, they consist of a sensitive volume of a gas
between two electrodes. They are, therefore, direct detectors, as they con-
vert directly the incident radiation. Depending on the amount of voltage
applied between the electrodes, they can be categorized in: ionization cham-
bers, proportional counters or Geiger-Mueller detectors, from low to high
supply voltages respectively. Ionization chambers can detect only the pri-
mary ionization charge collected. Proportional counters can detect gamma-
rays up to a few keV, and they have been widely used in gamma-ray spec-
troscopy in the past. As the maximum energy of the proportional counters
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is low (usually correspond to X-rays), one may be tempted to increase the
supply voltage, getting a Geiger-Mueller detector. These detectors are able
to reveal particles with energies up to MeVs, however they are not able to
measure the released energy, and they are frequently called counters.
• Scintillators and photomultipliers: These are indirect detectors, as the inci-
dent gamma-ray is transformed, by a scintillator, into a light signal (usua-
lly close to the visible frequency range) and this secondary radiation is the
one that is detected. The scintillators are materials, which can be used in
solid, liquid or gas states, that exhibit luminescence when ionizing radia-
tion passes through them. The incident gamma-ray ionizes the atoms in
the scintillator material, and the resulting moving charges produce the ex-
citation of molecular states in the material. In their relaxation to a lower
energy state, photons in the visible range are emitted. The scintillator mate-
rials can be inorganic or organic. For gamma-ray detection, sodium iodide
(NaI), cesium iodide (CsI) doped with thallium, bismuth germanate (BGO)
or lanthanum bromide (LaBr3) doped with cerium are often used. The emit-
ted photons from the scintillating process are detected by light-sensitive
devices, which, in most of the cases, are photomultipliers. The light detec-
tion of these devices starts when the arriving photons free electrons from
the photomultiplier cathode material by photoelectric effect. Then, they are
accelerated with a high electric field for a certain number of stages, produ-
cing a number of electrons, at the final anode, up to 6 orders of magnitude
higher. The induced charge in the final anode is proportional to the energy
of the incident gamma-ray, so an integration of the output pulse is required
in order to obtain the energy.
• Solid-state detectors: These detectors also obtain the electric signal directly
from the input radiation, as the gas-filled detectors. They are formed by a
semiconductor diode operating in inverse polarization. Lightly doped com-
binations of Si and Ge, like Ge(Li) used to be employed. In these detectors,
the depleted region formed by the P-N junction allows the free movement
of electrons and holes, which are accelerated towards the contacts by an
electric field created with an external high-voltage supply. The electron-
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hole pairs are produced by direct ionization, in case of charged particles, or
by secondary particles like the electrons produced in the photoelectric or
Compton scattering effects. These detectors normally work at cryogenic
temperatures due to the small gap of the semiconductors, that could be
jumped easily with thermal noise, as it is depicted in Table 1.1. For that
reason they use to be cooled with liquid nitrogen at 77 K. Presently, in high
resolution gamma-ray spectroscopy applications, High-Purity Germanium
(HPGe) detectors are used. Their caracteristics are similar to the Ge(Li) de-
tectors that were used until the 1980’s, apart from the fact that the Ge(Li)
crystals have also to be stored at low temperature because at room tempe-
rature, the diffusion of the lithium would destroy the compensation profile
of the detector [Ebe08].
Si Ge
Atomic number 14 32
Density (300 K); gcm 3 2.33 5.33
Atoms; cm 3 4.961022 4.411022
Dielectric constant 12 16
Forbidden energy gap (300 K); eV 1.115 0.665
Forbidden energy gap (0 K); eV 1.165 0.746
Electron mobility (300 K); cm2V 1s 1 1350 3900
Hole mobility (300 K); cm2V 1s 1 480 1900
Electron mobility (77 K); cm2V 1s 1 2.1104 3.6104
Hole mobility (77 K); cm2V 1s 1 1.1104 4.2104
Carrier saturation velocity; cms 1 (300 K) 8.2106 5.9106
Carrier saturation velocity; cms 1 (77 K) 107 9.6106
Energy per hole-electron pair (300 K); eV 3.62 (not applicable)
Energy per hole-electron pair (77 K); eV 3.76 2.96
Table 1.1: Main properties of lightly doped Silicon and Germanium detectors.
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1.2.3 Main detector properties
There are three important parameters that need to be taken into account
when referring to gamma-ray spectrometers: detector efficiency, peak to total and
energy resolution.
In principle, all detectors will produce an output pulse for each quantum
of radiation that interacts within its active volume; however, gamma-ray radia-
tion, specially with energies of the order of MeV or above, is very penetrant, and
it can easily pass through the detector without almost any interaction. In addi-
tion, gamma-rays can experiment Compton scatterings and secondary gamma-
rays may escape from the detector, leaving only part of the initial energy. In order
to evaluate this effect, the efficiency () parameter is defined.
The absolute efficiency can be determined as the ratio between the number
of events recorded and the number of radiation quanta emitted by the source:
 =
no. of events recorded
no. of radiation quanta emitted by source
The absolute efficiency has two components: a geometrical component, related
with the relative position of the emitting source and the detector; and an intrinsic
component, which is the ratio between the number of events recorded and the
number of quanta incident on the detector. In addition, the total number of events
recorded in the detector is related with the total efficiency, whereas the number of
fully absorbed events is associated with the peak efficiency. The emitted radiation
can be quantified by multiplying the activity of the source (A) and the probability
of the studied peak (p). To compute the number of events recorded by the detec-
tor, the position of the source, given by the solid angle covered, and the number
of events in the peak should be considered. If N is the number of events per unit
of time recorded by the detector, Parea the peak area, t the total time of the mea-
surement and 
 the solid angle subtended by the detector at the source position
(see Fig. 1.8 for details), then:
N =
Parea
t
4


Another useful parameter when considering detector efficiencies is the Peak
to Total (P/T), that is the ratio between the fully absorbed events recorded in the
11
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Figure 1.8: Definition of solid angle (
), considering the position of a source S
placed a distance d from the detector (which radius is a). Figure extracted from
[Kno79].
detector (peak events) and the total number of detected events. It can be connected
with the total efficiency (T ) through the peak efficiency (p):
p = T  P=T
The energy resolution for a radiation detector gives an idea of the response
of a particular detector to a monoenergetic source of radiation [Kno79]. In the
case of two peaks centered at the same point, as shown in Fig. 1.9, it is easy to see
when the statistical fluctuations cause a bigger width of the peak. The peak count
distribution with respect to the energy has a gaussian shape with, sometimes, an
exponential tail. Thus, for quantifying the energy response, the full width at half
maximum (FWHM) at different energies is considered. Its definition, presented on
the right part of Fig. 1.9, has a correspondence with the standard deviation of the
gaussian (): FWHM = 2:35. Moreover, the resolution is often defined by dividing
the FWHM with the position of the peak, in order to be given as a relative value
like a percentage.
1.3 Large gamma-ray spectrometers
The most challenging gamma-ray spectroscopy experiments of the 21st cen-
tury are performed in-beam: nuclei are accelerated towards a target to produce a
reaction that generates the nuclei of interest. There are different ways to obtain
the final exotic nuclei to be studied, depending on the physical properties that one
wants to measure. For instance, if the quantity of interest is the lifetime of a spe-
cific transition measured with Doppler techniques or the Coulomb excitation of a
nucleus, reactions and experimental setups will be quite different.
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Figure 1.9: Example of the difference between good and bad resolution and defi-
nition of detector resolution and Full Width at Half Maximum (FWHM) extracted
from [Kno79].
Contemporary nuclear physics research aims at understanding the micros-
copic and mesoscopic features of the nuclear many-body system, determined
by the effective interactions and underlying symmetries. These aims are often
addressed by studying the nuclear system under extreme values of isospin, mass,
angular momentum or temperature. In particular, many facets of the nuclear sys-
tem can be probed and understood by studying nuclei far from stability. With the
inception of the new generation of Radioactive-Ion Beam (RIB) facilities, which in
the case of Europe are: FAIR (Darmstadt, Germany), HIE-ISOLDE (CERN, Geneva,
Switzerland), SPIRAL2 (Caen, France) and SPES (Legnaro, Italy); where a much
wider range of unstable proton- and neutron-rich nuclei will become accessible, a
new era is being opened for nuclear physics experiments.
As mentioned, the goal of nuclear physics is the investigation of basic as-
pects of the structure of the atomic nuclei, but it comprises as well obtaining nu-
clear data relevant to astrophysics, nuclear technology and applications. Expe-
riments with radiactive-ion beams put severe constraints in the specifications of
gamma-ray spectrometers, which are also coupled with other ancillary detectors
such as neutron detectors, mass spectrometers, etc. The detectors needed should
show very high efficiency and energy resolution, working at high counting rates.
High-resolution gamma-ray spectroscopy, with Ge detectors, is a major tool
to understand the structure of atomic nuclei. It is used to explore many different
facets of nuclear structure with many different experimental techniques. These
13
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techniques allow to measure the energy spectrum of a nucleus with the iden-
tification of the angular momentum and parity of the discrete states, transition
probabilities between the different states of a nucleus as well as properties as the
nuclear moments.
The best energy resolution that can be obtained for gamma-rays comes from
germanium detectors, in particular from HPGe. Scintillators coupled with photo-
multiplier detectors use to have an energy resolution above a 3% in the energies
of interest, whereas HPGe detectors can reach a 2% resolution in the same range
of energies. In Fig. 1.10 there is a comparison between a Ge(Li) detector, similar to
a HPGe detector, and a NaI scintillator.
Figure 1.10: Comparison between the energy resolution of a NaI scintillator and
a Ge(Li) detector [Phi70].
During the 1980’s, the first arrays of germanium detectors were built with
the purpose of increasing the sensitivity (P/T) by adding the efficiency of several
individual detectors, as it is presented in Fig. 1.11. In the 1990’s, the maximum
4 solid angle was covered with the construction of complex arrays that, in some
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cases, are still operating. Soon, it was realized that detector sensitivity drops due
to Compton scattered gamma-rays produced in secondary processes. When the
sensitivity requirements increase, as in in-beam conditions, Compton scattered
events contribute to the background of the final energy spectrum making almost
impossible to disentangle the transitions of interest. To get rid of this problem, the
nuclear physics community developed HPGe arrays with the Compton-supression
capability; surrounding the germanium with scintillator detectors, which helps
partially to identify and reject the events that have not been completely absorbed
within the germanium volume [Ebe08].
Figure 1.11: Historical summary of the gamma-ray spectrometers.
The need of covering a large fraction of the solid angle with scintillator
detectors to reduce the Compton not fully absorbed events makes impossible to get
large values of absolute efficiency (therefore, limiting the sensitivity), as the solid
angle covered by germanium detectors remains small. A new concept of detection
technique, developed in the late 1990’s and the early 2000’s, was conceived to
cope with this issue. It consists of converting the germanium arrays into position
sensitive detectors by means of the Pulse Shape Analysis and gamma-ray tracking
15
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techniques. The combination of these techniques improves the peak to total ratio
and the resolution in the Doppler corrected spectra as one can easily appreciate in
Fig. 1.12.
Figure 1.12: Graphical explanation of the Pulse Shape Analysis and tracking ad-
vantages.
The Pulse Shape Analysis (PSA) concept is based on the fact that the shape
of the pulse obtained at the contacts of a HPGe detector depends on the posi-
tion of the gamma-ray interaction. Thus, segmenting the HPGe volume in smaller
independent sub-detectors, one can reveal the position of interaction more accu-
rately. Furthermore, it has been proven that there are induced charges (called
image charges) in the segments surrounding the interaction point. Therefore,
studying the interaction segment and its neighbours, one can get better spatial
resolution of the interaction point, allowing to reconstruct the gamma-ray trajec-
tories in the detector volume. This technique is called gamma-ray tracking, and
is based on a good position resolution of the detector; exploiting the Compton
formula, the tracking algorithms are able to reconstruct the gamma-ray path.
In Fig. 1.13 there is a comparison of the different possible germanium con-
figurations to show the advantages of using PSA and tracking. In the first example
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of the figure, the anti-Compton scintillators reduce the efficiency, as the covered
angle is also reduced. Coupling only germanium arrays, one may get around a 50%
of efficiency, but the Peak to Total and the minimum angle resolution are still low.
When using segmented detectors with PSA and tracking, the efficiency remains
high and the Peak to Total and angle resolution increase. It is important to note
that the capability to discern different angles is particularly decisive when apply-
ing Doppler correction to the in-beam spectra. Nuclear beams travel at speeds of
several tenths of the speed of light and a good angle resolution in the detector
permits a better Doppler correction of the relative energy spectra.
Figure 1.13: Differences in efficiency, Peak to Total and angle definition for diffe-
rent germanium configurations.
1.4 The Advanced GAmma Tracking Array
The Advanced GAmma Tracking Array [Akk12] is an European project
whose aim is to develop and operate a 4 last-generation gamma-ray spectrome-
ter with Pulse Shape Analysis and gamma-ray tracking. Several geometrical stu-
dies and Monte Carlo simulations have been performed to maximize the solid
17
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Figure 1.14: Full AGATA configuration with the three elementary shapes labelled
and coloured as red, green and blue.
angle coverage and the efficiency using only a few elementary shapes. In order
to reduce complexity and costs, it was decided to adopt three irregular hexagonal
shapes, named red, green and blue, for covering the 4 solid angle [Far10]. The
final configuration is presented in Fig. 1.14, containing 180 elementary shapes.
These three shapes are coupled and encapsulated together in triple clusters, so the
final array would be composed of 60 triple cluster detectors.
The Monte Carlo simulations for the whole array yielded the best configu-
ration in terms of energy resolution, full-energy efficiency and Peak to Total (P/T)
ratio. The 180-detector setup exhibits, in the simulations, an 82% of solid angle
coverage. This configuration, illuminated by 1 MeV photons, has a 43% of full-
energy efficiency and 59% of P/T with multiplicity 1 (defining multiplicity as the
number of simultaneous gamma-rays colliding with the detector). The best perfor-
mance is achieved with higher multiplicities; with multiplicity 30, the efficiency
is 28% and the P/T 43%, to be compared with the 6% efficiency of the existing
high-spin spectrometers for stable beams [Ger01].
Each red, green or blue shape is electrically segmented in 36 portions
grouped in 6 rings of 6 segments. This configuration, depicted in Fig. 1.15, offers a
high granularity (a total of 6480 segments for the whole array), which is particu-
larly important for the PSA and tracking algorithms. In addition, the use of digital
electronics complement the high granularity of the array and it is fundamental for
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the application of the gamma-ray tracking principle, as it is shown in Fig. 1.16.
Figure 1.15: AGATA single detector crystal with 36 segments.
Figure 1.16: Summary of the gamma-ray tracking ingredients applied in the
AGATA array.
AGATA detectors are individually tested to obtain the best performances
according to the specifications of the project. The Full Width at Half Maximum
(FWHM) has to be better or equal to a set of values presented in Table 1.2. In
addition, the Full Width at Tenth Maximum (FWTM) has to be smaller than twice
the FWHM value and the crosstalk between channels lower than one part per
thousand.
Although these specifications are individually checked at delivery, the de-
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60 keV 122 keV 1.33 MeV
Central contact - 1.35 keV 2.35 keV
Segments (individually) 1.30 keV - 2.30 keV
Segments (mean value) 1.20 keV - 2.10 keV
Table 1.2: Energy resolution (FWHM) specifications for the AGATA detectors
according to the energy of the incident gamma-rays.
tectors are exposed to a characterization process to obtain the specific response of
each detector individually. Calculated pulse shapes for each characterized detec-
tor are stored into a database that is used by the PSA searching algorithm. The
algorithm compares the signals of each input event with the stored pulse shapes
to disentangle the position of the gamma-ray interaction. PSA with in-beam data
has proved to be able to provide a spatial resolution of 5 mm [Rec09].
1.4.1 The AGATA physics campaign at LNL
The ambitious AGATA project was conceived, from its early stages, to be
portable, in order to get advantage of the novel accelerator facilities of the whole
European continent. The first setup was held at the Laboratori Nazionali di Leg-
naro (LNL), in Italy. During its stay at LNL, the AGATA Demonstrator was built,
with five operating triple clusters. The AGATA Demonstrator was located at the
target point of the large-acceptance magnetic spectrometer PRISMA [Ste02] to
study exotic nuclei generated from the stable beams delivered by the Tandem-
PIAVE-ALPI accelerator complex, as it is shown in Fig. 1.17. The first goals of the
installation period at LNL was to prove that PSA and gamma-ray tracking algo-
rithms and detector coupling with different ancillaries were performing succes-
fully, which brought many technical challenges [Gad11]. Then, after the commi-
ssioning runs during 2009, the AGATA Demonstrator was exploited in a two-year
experimental campaign, with 20 approved experiments with a total of 148 days of
beam time. The performed experiments covered different areas of the nuclei chart,
as it is presented in Fig. 1.18. Further details regarding the experimental campaign
can be found in [Far12].
On January 2012, the AGATA array was moved to Gesellschaft für Schwe-
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Figure 1.17: Photograph of the installation of the AGATA Demonstrator at LNL
in 2009.
rionenforschung (GSI), in Germany, where is currently installed and taking expe-
rimental data. After that, the array is planned to be moved to Grand Accélérateur
National d’Ions Lourds, in France.
21
Chapter 1. In-beam gamma-ray spectroscopy with AGATA
Figure 1.18: Summary of the two-year campaign of the AGATA Demonstrator at
LNL.
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The AGATA read out system
“It is during our darkest moments that we must
focus to see the light.”
Aristotle (384 BC-322 BC), Greek philosopher
and polymath.
2.1 Introduction
The specifications for the AGATA array discussed in the previous chapter
(summarized in Fig. 1.16) require a challenging front-end electronics (FEE) and
data acquisition system (DAQ). The first implementation of AGATA was the re-
sult of a R&D (research and development) phase called “the AGATA Demonstra-
tor” that started in 2003. The FEE and DAQ designed for that phase intended the
system modularly, in order to replace or modify any constituent with minimum
changes in the system. Different groups within the collaboration have been deve-
loping and testing electronics for the array, producing single parts that have been
mounted and qualified in experimental conditions. Since 2009, the AGATA De-
monstrator array has been able to take data in different experimental campaigns,
as it has been detailed in the previous chapter.
The experience obtained during the R&D phase, including a qualification
process, and the fast improvements of the electronics industry in the last years,
allows the redesign of several fundamental parts of the system in a more efficient
way: gaining compactness and integration and reducing power consumption and
costs. The new components must be compatible up, to a certain extent, with
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the old ones, as the whole system should maintain the same characteristics and
specifications.
In this chapter, a detailed description of the present front-end electronics is
given, from the first electric pulse generated in the germanium detectors to the
computer farm that stores the collected data. The data acquisition system is intro-
duced, where online algorithms, control and storage functions take part. Although
some changes are introduced for optimizing the online software, the underlying
software structure and substantial parts of the code may not change even if the
hardware underneath is modified. The chapter ends with the description of the
new electronic system, where the control card of the digitizers is included.
2.2 Front-end electronics
The present front-end electronics of the AGATA array is composed of essen-
tially five groups of components or systems, according to their functionality. Their
names and links are summarized in Fig. 2.1, for clarification. Within this section,
each component is fully described; further details may be found in [Akk12] and
[Sim08].
Figure 2.1: Main components and connections of the present front-end electronics
of AGATA.
2.2.1 Preamplifiers
The preamplifiers are the first stage in the front-end electronics of the appa-
ratus. They perform the first amplification of the detector signal, preserving good
energy and timing properties as well as fast and clean transfer functions at high
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counting rates. The signals from the detectors are read out with advanced charge-
sensitive resistive feed-back amplifiers, optimizing the dead time and dynamic
range with a novel fast-reset technique and maximizing the open-loop gain of the
charge-sensing stage.
The preamplifiers are divided in two parts: the cold part and the warm part,
as it is depicted in Fig. 2.2. The cold part takes its name as it is placed closed
to the detector contacts, in the cryogenic zone. It consists of a low-noise silicon
Field-Effect Transistor (FET), a 1 pF feedback capacitance and a 1 G
 feedback
resistance placed in a dedicated shielding that avoids most of the inter-channel
crosstalk. The warm part operates at room temperature and contains a low-noise
transimpedance amplifier, a pole-zero stage, a differential output buffer and the
fast-reset circuitry. Each segment preamplifier board contains three channels,
whereas the core preamplifier boards include two core channels with different
gains.
Figure 2.2: Picture of the present preamplifiers of AGATA. On the left side, there
is a picture of the cold part and on the right side, a Dual Core PCB of the warm
part is presented.
The novel fast-reset feature is provided by a specific circuit that is able to
detect when the signal saturates and discharge the capacitance in the pole-zero
network with a current source. The main purpose of the fast-reset is to avoid long
dead-times due to the saturation of the preamplifier stages, observed in conven-
tional preamplifiers in fragmentation facilities. Moreover, the time-over-threshold
(TOT) technique can be applied by computing precisely the time when the fast-
reset circuit has been active. The TOT extends the energy range of the input
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gamma-rays up to 180 MeV, maintaining a good energy resolution (FWHM) of
about 0.2%.
In addition, a custom programmable high-precision pulser is also located in
the core-preamplifier board. It is used for injecting calibration pulses to the core
and segment electrodes through the detector bulk capacitance. This feature allows
the testing, calibration, time alignment and dead-time corrections.
Differential signal outputs are provided for the analog outputs of the pream-
plifiers. The channels are grouped in groups of six segments and the core has an
individual connector itself. All of them use Mini D Ribbon (MDR) high-speed
digital data-transmission cables to link the preamplifier outputs to the digitizers.
The MDR cables can be up to ten meters long, in order to minimize the signal
degradation.
The preamplifier components and boards have been designed and tested by
the following groups: IKP, University of Cologne (Germany), INFN Milano (Italy)
and GANIL (France). See [Pul06] for further details.
2.2.2 Digitizers
The analog signals of the preamplifiers are fed into the digitizer boxes,
which are organized to receive the 38 preamplifier outputs from one crystal. The
digitization is performed with 14-bit Analog to Digital Converters (ADCs), model
AD6645 from Analog Devices [ADC08], at a sampling rate of 100 Msps. The digi-
tal data are serialized and transmitted over fiber links to the preprocessing electro-
nics. Real-time algorithms to generate an isolated fast-logic signal for the trigger
input of ancillary detectors and to measure the TOT signal provided by the pream-
plifiers have been included. The digitizers also provide spare channels and inspec-
tion lines for maintainability and diagnostics, interfaces for re-programming and
control, and an interface for the slow control.
The digitizers are housed in a water cooled box of size 30 cm x 14 cm x 55 cm
with 8 electronic cards (6 for segments, 1 for core and 1 for power), as it is shown
in Fig. 2.3. The main building blocks of the digitizers are: the differential analog
input, the ADCs, the Field Programmable Gate Arrays (FPGAs) of the Virtex-II
Pro family, from Xilinx [Vir11], the optical transceivers, the global clock receiver
and the monitoring block.
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Figure 2.3: Picture of the present digitizers of AGATA.
The differential analog input buffer adds an optional offset signal and in-
cludes an anti-aliasing filter before the digitization stage. The Flash ADCs (FADCs)
convert the signals into 14-bit digital outputs and send them to the local FPGAs,
that serializes the 14 bits of data and add 2 extra bits, namely the overrange bit of
the FADC and a bit used as the synchronization pulse from the Global Trigger and
Synchronization (GTS) system.
The local FPGA of the core board also implements two simple real-time
algorithms for online data processing. First, a digital constant-fraction discrimi-
nator (CFD) that is used as a fast trigger to ancillary detectors and second, a TOT
algorithm that measures the time that the preamplifier stands in an over-threshold
state from a certain saturating energy input. A special serial protocol is also used
to indicate that TOT data are sent.
Besides the data, which are sent, in groups of 6, through 12-channel multi-
fiber connectors, an extra Quad Small Form Factor (QSFP) connector has been
placed in the digitizer box. It provides 4 transmitting channels, that contain the
core data in two energy ranges, the core CFD logic signal and the global clock syn-
chronization feedback. The 4 receiving channels of the QSFP provide the global
clock signal, which is used for the digitization, the synchronization signal and
the analog offset control of the core electronics. The global clock is locally jitter-
cleaned in order to feed the single FADCs, obtaining a jitter lower than 7 ps.
The digitizer box has been designed for working also in standalone mode,
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with a specific Graphical User Interface (GUI) called SAMWISE. It also provides a
link to the slow control system of the experiment, with the possibility of monito-
ring values such as the temperature of the boards.
The initial cost of the digitizers was about 30000 e, although the obsoles-
cence of some components, such as the local FPGAs, has raised the price about
a 30-50%. The power consumption of the whole digitizer boxes is about 400 W
per unit. The digitizers have been developed by the following groups: IPHC
Strasbourg (France) and STFC Daresbury Laboratory and University of Liverpool
(United Kingdom).
2.2.3 Preprocessing electronics
Figure 2.4: Picture of the present preprocessing electronics of AGATA. On the left
side, the CMC mezzanines of the core and segment are shown. On the right side,
a picture of the ATCA carrier, for four mezzanines is presented.
As the digitization process is continuously running, the amount of data that
arrives to the preprocessing electronics is particularly high: 2 Gbps for each of the
38 digitized channels. Thus, the aim of the preprocessing system is to reduce the
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quantity of data according to a set of real-time algorithms and the trigger setup
of the GTS system by a factor of about 100. The preprocessing electronics for a
single crystal consists of two carrier cards in the Advanced Telecommunications
Computing Architecture (ATCA) format, each one containing four Common Me-
zzanine Cards (CMC). Six CMCmezzanines are dedicated for segments processing,
one for the core and one for GTS leaf services. Photographs of the preprocessing
components are attached in Fig. 2.4. In addition, a detailed diagram of the FEE
implementation and functionalities is presented in Fig. 2.5.
Figure 2.5: Model of the Front-End Electronics of a detector channel. Picture
extracted from [Bel08].
When data arrive at the preprocessing mezzanines, the local FPGA, which is
a Virtex-4 from Xilinx [Vir10], de-serializes the incoming data at 100 MHz, using
the global clock from the GTS system. Local triggers are generated from the core
data and trigger requests are sent to the GTS system, waiting for a decision of
the global trigger processor to keep or discard the events. In parallel with the
trigger decision to accept or reject requests, core and segment traces are stored
locally, recording the first 160 samples of the pulses, corresponding to the rising
edge, which is the useful information of the traces for the PSA. A Moving Win-
dow Deconvolution (MWD) filter algorithm [Gas00] is applied to segment data to
compute the energy of the incoming gamma-rays and the value is stored along
with the pulse traces in a local dual-port RAM until the PSA farm reads them out.
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A timestamp is generated for each trigger from the global clock, in order to record
the time of which the event was produced.
A Direct Memory Access (DMA) controller reads out the data from the
dual-port RAM and sends them through an optical connection between the ca-
rrier ATCA card and the PSA farm PCs, using the PCI express protocol. Data are
received by a LINCO card [Bel07]-[Tri13], placed in a computer of the PSA farm.
The LINCO card performs a virtualization of the PCI express protocol over a fiber
link, so the PC has direct access to the DMA controller of the carrier card in a fully
transparent way. Each PSA computer is able to read out the data of two carrier
cards from a single LINCO card, so one computer is needed for each crystal in the
array for the PSA analysis.
The costs of the whole preprocessing electronics, including the carrier, me-
zzanine and LINCO boards, is about 30000e per capsule; and the power consump-
tion is about 320 W. The development of the custom carrier cards and mezzanines
has been performed by the following groups: IPN and CSNSM in Orsay (France)
and INFN Padova (Italy).
2.2.4 Global Trigger and Synchronization (GTS) system
Tracking and PSA algorithms require the concurrent digitization of pream-
plifier signals of the array. For that purpose, the GTS system [Bel08]-[Bel13]
provides a common clock, global clock counter and a global event counter. The
common clock is a 100 MHz digital clock supplied by a central timing unit and
provided to the front-end electronics of each crystal through optical links. At the
receiving side, the clock is reconstructed and filtered for jitter. As the fiber lengths
may be different according to the physical locations of the boards, the clock is also
equalized for delay and phase.
The global clock counter is a 48-bit digital pattern used to tag the front-end
data before front-end buffer formatting. It is the actual count of the global clock,
and it is used by the PSA and global event builders to merge the event fragments
into a single event. The global event counter is a 24-bit digital pattern used to tag
the events after front-end buffer formatting. It is the actual count of global trigger
validations.
In addition, the GTS system performs digital triggering using a tree-like
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topology, as presented in Fig. 2.6. The trigger requests generated from the core
signals in the preprocessing electronics are transmitted into the GTS network to-
wards the central trigger unit, that is located at the top of the tree. The trigger
processor, which is also linked with an optical link with the root node of the tree,
receives the collected trigger requests and generates trigger validations, according
to the prompt or delayed coincidences among the user defined trigger partitions.
The trigger processor is fully programmable in C language through an application
programming interface and is able to manage up to 224 nodes (180 AGATA crys-
tals plus a maximum of 44 ancillary detectors) with a sort of user-defined rules
that range from simple multiplicity conditions in independent partitions to more
complex delayed coincidences involving two or more partitions. The trigger pro-
cessor continuously scans for time stamped trigger requests from the GTS tree
using a fully pipelined approach for optimal trigger efficiency. The present im-
plementation of the trigger processor permits to manage up to 96 nodes with the
above characteristics.
Figure 2.6: Illustration of the topology of the GTS tree.
The GTS tree also provides trigger controls that prevent buffer overflows or
trigger signals missed in the network. Warning signals are sent from the trigger
nodes to the central processor when the buffers are about to be full, so the proce-
ssor can accept or reject the events to manage the possible error faults. Thus, error
reports with abnormal conditions can be reported centrally for proper corrective
actions.
The building blocks of the GTS tree are implemented in CMC mezzanines,
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and one mezzanine is present for each crystal, as it was discussed previously. The
mezzanines can be programmed as leaf nodes, linked with the preprocessing elec-
tronics, as fanin fanout nodes, like in the central nodes of the tree structure, or
as the root node of the tree, which is linked to the trigger processor. From the
hardware point of view, the mezzanines mount a FPGA that performs the tasks
already discussed, optical transceivers, a Time to Digital Converter (TDC) and
digitally controlled delay lines, to name a few. Thus, the delays of the global clock
are measured with the TDC and equalized for propagation, allowing the end node
clocks to be fully contained in an arbitrary 250 ps interval. The dedicated hard-
ware of the mezzanines for the distribution of the global clock is summarized in
Fig. 2.7.
Figure 2.7: Outline of the GTS hardware devoted to the clock distribution system.
The GTS system and the associated electronics have been developed by the
groups INFN Padova and INFN Legnaro (Italy).
2.2.5 AGAVA
When ancillary detectors in the experiment use fully digital sampling elec-
tronics, they can be directly connected to the GTS system or to the GTS interface
for the clock, as it was discussed in the previous section. However, the use of
digital electronics is not universal in nuclear instruments, so an interface with the
GTS for those systems using analog-based FEE is also provided. The interface has
been called AGAVA (AGATA VME adapter), and it is compatible with readout sys-
tems based on the VME or VXI standards. Also a clock interface has been included
in the design to be used with systems in Total Data Readout (TDR) mode.
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The AGAVA interface is a carrier card developed for VME/VXI backplanes
where a GTS leaf mezzanine can be inserted to communicate with the GTS system.
The module also supports VME access and provides input/output signals in the
front-panel Lemo connectors. In order to support a wide range of complementary
instruments, two different functionalities have been introduced: common dead-
time mode, where only one trigger at a time is accepted, and parallel-like mode,
where different trigger requests are managed comparing the local trigger tag of
each event.
The AGAVA module and its firmware has been developed by the following
groups: IFJ-PAN in Cracow (Poland) and INFN Milano (Italy).
2.3 Data Acquisition System
The Data Acquisition (DAQ) system of AGATA takes the data received from
the front-end electronics and processes them through several stages up to the
storage of reconstructed events. A set of services are provided to control and
monitor the whole system, including the detector electronics.
The data flow path is presented in Fig. 2.8, where each square represents
a different machine. It can be divided in two parts: the PSA farm, where data
are processed with the PSA algorithms, and the data flow farm, where data are
driven and encapsulated according to the experimental requirements. The data
of each crystal used in the array are processed in a single machine with the PSA
algorithms to compute the positions of interaction of the incoming gamma-rays.
From there, the event builder joins the data from different crystals connected to
the array. This information is sent to the merger, that is responsible of adding
the data from the ancillary detectors. With the complete event data, the tracking
algorithm can be applied in order to reconstruct the trajectory of the gamma-rays.
Finally, the data are stored on a large local disk array and later, sent for archiving
to Grid Tier1 computing centers based at INFN-CNAF in Bologna (Italy) and at
CC-IN2P3 in Lyon (France).
The data flow and embedded algorithms are managed by the NARVAL
framework [Gra05]. NARVAL is a highly-distributed transport system, written
in ADA and C/C++ programming languages, running across the network and act-
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Figure 2.8: Diagram with the DAQ components and connections.
ing like a single program that moves data to different nodes. It is based on actors
corresponding to separate processes that receive, process and send data at any
stage of the data-flow chain. At the end of the chain, the data are provided to the
users in the AGATA Data Flow (ADF) library.
The DAQ services can be divided in three main components: the electronics
control, the run control and the Graphical User Interface (GUI). The electronics
control allows the setup of all the front-end electronics and the monitoring of
some key parameters. It has been designed with a client/server approach and
accepts a set of simple commands from the run control. The main purpose of the
run control is to initialize, setup the several electronic components of the system
and start and stop the DAQ processes. The user of the system interacts with the
run control with a GUI named Cracow, that communicates with the run control
through web services. Thus, the GUI can be run on any computer connected to
the AGATA network.
The hardware for the DAQ has been designed to be scalable, easily movable
between different host laboratories and easily maintained by the collaboration.
The big requirements, in terms of computing power, of the DAQ algorithms have
guided the decision of selecting the computer model for the machines previously
presented: the HP ProLiant DL180 G6 2U server, with 2 six-core processors Intel®
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Xenon® X5650. The processing farm allows the PSA algorithms to run at a crys-
tal rate of about 4 kHz. For the local disk array, 4 servers have been used: 3 of
them attached to a SUN® Storage Tek™ 6540 fibre channel system with 112 TB
of disk and the last one attached to an interface to the Grid for further data sto-
rage or analysis. In order to reduce the dependency with the host laboratories,
basic network services are provided in the DAQ box. Moreover, the communica-
tion between nodes is organized around two different networks, one for the data
acquisition and one for the network services.
2.4 New front-end electronics
The new front-end electronics (FEE) for the AGATA array has been de-
signed keeping the modularity, taking into account the compatibility with pre-
vious components, keeping or improving features such as power consumption,
mechanical compactness or costs. The new outline for the front-end electronics is
presented in Fig. 2.9. The components that experimented major changes are the
digitizers, the preprocessing electronics and the GTS electronics. Unless specified,
the rest of FEE and DAQ components and connections have remained unchanged.
Figure 2.9: Main components and connections of the new front-end electronics
of AGATA.
2.4.1 Digitizers
In order to maintain the features of the previous electronics, the digitizers
perform the digitization of the 38 analog signals of the detectors with 14-bit ADCs
working at 100 MHz. As in the older digitizers, the core signal is digitized with two
different analog gains, a CFD output signal is provided as a trigger for ancillary
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detectors and a TOT signal is also digitized for further analysis depending on the
experiment requirements.
The new digitizing module is composed of five boards: three segment digi-
tizers, one core digitizer and a control card. The segment and core digitizer boards
are two flavours of the same board, i.e. different components mounted with the
same PCB design and layout. The connections of these boards are the analog sig-
nals from the preamplifiers, carried out with MDR cables, the serial links with the
coded digitized data, leaving through the multiple optical fibers, and the control
bus and power supply lines. The control card, which is deeply analyzed in the fo-
llowing chapters, provides the slow control, sampling clock and synchronization
signals to the digitizer boards through a custom backplane, that keeps the quality
of the signals, isolates them and provides mechanical compactness.
Figure 2.10: Photograph with the new digitizer board.
The digitizer board “Digi-Opt12”, represented in Fig. 2.10, provides 12 cha-
nnel digitization with 24 Gbps optical output, minimum power consumption (less
than 10 W) and high integration and flexibility [Pul12]. Although the expected in-
put signals may match AGATA preamplifiers specifications, the Digi-Opt12 board
offers a set of useful features to adapt other systems: differential or single-ended
analog input selection, end termination for both differential and common-mode
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components of the input signals or the AC or DC coupling to the ADC. Other fea-
tures that provide flexibility to the board are the introduction of a preset common-
mode voltage for differential ADC matching, a remotely controlled adjustment of
the differential DC offset (for dynamic range maximization) or a remote dynamic
range selection. In addition, a synchronization signal is multiplexed to each analog
input for inter-channel synchronization, as it is described in the following chap-
ters. Optionally, an interleaved mode for equivalent sampling-frequency multipli-
cation is foreseen, as the same analog input can be distributed to two ADCs.
The digitizer board mounts 6 dual-channel ADCs, model ADC1413D, from
NXP Semiconductors [ADC11], specifically selected due to their good characteris-
tics in terms of size, resolution, Signal-to-Noise Ratio (SNR), cost or power con-
sumption. The ADC also encodes and serializes the digitized data, therefore it is
optimum for high-speed optical communications. The sampling clock is obtained
from a backplane connector or a mini-HDMI connector and distributed locally to
all ADCs with a clock fanout. The whole digitizer board is powered by a 3.3 V
and 2.0 V voltage levels obtained from a power backplane connector, whereas the
sampling clock, synchronization and configuration signals are linked to a signal
backplane connector.
The Digi-Opt12 prototype has been already tested in experimental con-
ditions even with real data from a segmented HPGe detector, obtaining promi-
sing results [Pul12]. The digitized preamplifier signals present a baseline noise of
230 V Root Mean Square (RMS), which corresponds to 1.89 Least Significant Bits
(LSB) RMS for the native 14-bit value. In these tests, a 60Co gamma-ray source
placed close to the detector produced an energy resolution of 2.6 keV for the
1.17 MeV peak, which is close to the AGATA specifications already enumerated,
even with a different HPGe detector.
2.4.2 Preprocessing electronics
As in the previous boards, the digitized data coming from the optical fibers
linked to the digitizers are continuously arriving at a 2 Gbps rate per channel.
These data are filtered digitally in order to obtain the relevant information, that is
lately transferred to the PSA computer farm. In addition, the new boards have to
be compatible and provide the same functionality as the ATCA carriers and CMC
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mezzanines already presented, so they also include links to the GTS system, and
the possibility to be used as GTS nodes, like it is described in the following section.
The preprocessing board is composed of two parts: the main board, that
mounts a Xilinx Virtex-6 FPGA [Vir12] with 250000 logic cells and provides the
main services, and the add-on board, that is used as an interface with the digitizers,
either the ADC boards or the control card. Both boards are connected with a FCI
connector and are shown in Fig. 2.11.
Figure 2.11: Photograph of the new preprocessing board with the data add-on
board.
The ADC receiver add-on mounts 3 SNAP12 receiver transceivers, used for
the 36 digitized data from the segments. Also two QSFPs, with 8 input and 8
output transceivers, contain the other links with the GTS system and digitizer
module. The add-on module includes crossbars that permit the configuration of
the input-output fibers in order to maintain the compatibility of the board with the
old AGATA digitizers or other setups, keeping the FPGA interface unaltered. The
38 digitized channels are, therefore, continuously receiving data at a combined
rate of 76 Gbps (9.5 GB/s).
The main board contains, besides the FPGA, a 1 Mbit by 36 bit Dual Port
RAM (DPRAM) memory that records fragment data before being sent through a
PCI express 4x link to the DAQ system. Theorically, the 4x PCI express link allows
data rates up to 1000 MB/s in first generation, although it could be upgraded to a
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second generation link, with data rates up to 2000 MB/s. Nonetheless, the recorded
data rates in experimental conditions for the present AGATA electronics are about
150 MB/s per PCI express lane, so, in a 4x PCI express link, the combined data rate
may be around 600 MB/s.
In the main board, also a last generation Phase-Locked Loop (PLL), two de-
lay lines and a TDC have been included for providing the GTS services previously
performed by the CMC GTS mezzanine. In the new card, therefore, the GTS leaf
services are implemented in the preprocessing FPGA, avoiding extra boards in
the system. The power supply of the board is taken from a standard ATX power
connector with 12 V and 5 V supplying voltages. The maximum current for the
supplying voltages of the preprocessing board with the ADC receiver add-on are
1 A for the 12 V voltage and 10 A for the 5 V voltage, which corresponds to a
maximum power consumption of 62 W for the whole set. The other necessary
voltage levels are generated locally and managed by a local system monitor.
Figure 2.12: Diagram with the structure of the firmware located in the FPGA
mounted in the preprocessing board.
The structure of the firmware located in the FPGA is summarized in
Fig. 2.12. Each data line linked with the digitizers is considered as a preprocessing
unit, and 4 algorithms are sequentially applied to the incoming data. First, a pro-
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tocol decoder is applied to obtain the digitized data. Then, the MWD algorithm is
applied to compute the energy, and a leading edge discriminator generates a first-
level local trigger when an event has been produced in the data line. A fragment
builder packs the GTS validated data and sends it to the DPRAM manager, that is
responsible of the external DPRAM interface. A PCI express core manages the 4x
PCI express link that is used for data and configuration exchange, as it is shown
in the figure.
The GTS leaf engine performs the functionality of the old GTS CMCmezza-
nine, therefore it is able to interact with the GTS system. A new feature has been
introduced in the new firmware: trigger domains and the channels count included
in each domain can be modified by the user. Thus, instead of using an unique
trigger domain for the 38 channels, defining the first-level trigger conditions for a
single core channel, the user can define different trigger domains within the same
preprocessing card, allowing further flexibility for other systems or setups.
The slow control unit, also presented in Fig. 2.12, is responsible of the slow
control of the preprocessing card, the ADC receiver add-on and the associated
digitizers, either the old AGATA digitizers or the new digitizer module. This unit
interacts with the PC through the PCI express core, so most of the control services
are shifted to the DAQ software, allowing an easy reconfiguration of the board
without major hardware or firmware changes.
2.4.3 GTS electronics
As it has been already discussed, the GTS system represents a fundamental
part of the AGATA FEE, and, therefore, it is included in the new electronics of the
array. The GTS leaf engine is implemented in the new preprocessing firmware and
fiber links with the GTS interface allow the communication with the existing GTS
hardware. However, to take advantage of the characteristics of the new electro-
nics, also specific new GTS hardware has been developed, maintaining the same
features of the older system.
The GTS fanin fanout nodes (and root node) can be implemented using the
GTS add-on depicted in Fig. 2.13, coupled with the preprocessing main board al-
ready presented in Fig. 2.11. The GTS add-on is composed of 5 QSFP transceivers
with 40 optical input-outputs in total, linked with the main preprocessing board
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using a FCI connector, as with the ADC receiver add-on. The first QSFP is used
for the link with upper levels in the GTS tree, as well as other control and syn-
chronization links. In the remaining 4 QSFPs, there is a bidirectional link for the
fine synchronization of the GTS node, and 34 lines linked with the FPGA using
a crossbar, allowing the configuration of the board as a trigger processor with 16
leaf nodes or as a fanout unit 1 to 16.
Figure 2.13: Picture with the two add-on boards of the preprocessing board. From
left to right, GTS add-on and ADC receiver add-on.
From the firmware point of view, the approach is similar to the prepro-
cessing firmware presented in Fig. 2.12. For the GTS firmware, the preprocessing
algorithms are substituted with a GTS fanout engine, performing the GTS features
presented in previous sections. Then, the slow control and communications with
the PC are also performed through the 4x PCI express link located in the main
preprocessing board.
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Control card design process
“I am
overwhelmed by an irresistible temptation to do my
climb by moonlight and unroped. This is contrary
to all my rock climbing teaching and does not mean
poor training, but only a strong-headedness.”
William Shockley (1910-1989), co-inventor of the
transistor.
3.1 Introduction
As a fundamental part in the new digitizer modules, presented in the pre-
vious chapter, the control card provides control and synchronization services to
the digitizer boards, which are not mounting any programmable logic devices at
all. In this way, data and control signals travel over different paths, keeping the
modularity of the system and allowing to install the decision points to physically
distant places. In particular, the control card is in charge of the following tasks:
• Receive and broadcast the 100 MHz sampling clock of the digitizers. It has to
be provided to the Digi-Opt12 boards with minimum contribution to jitter
and skew.
• Receive and broadcast the synchronization signal for the ADCs. This sig-
nal is synchronous with the sampling clock, so it basically shares the same
requirements of the clock.
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• Perform the slow control of the digitizer boards and the control card itself.
Control commands may come from the preprocessing board or from other
sources, and the control card should communicate with the different devices
using standard serial protocols.
• Communicate with the associated preprocessing board and digitizer boards,
using dedicated optical links and a custom backplane connector respec-
tively.
The achievement of these features demand the use of optical transceivers,
high-speed serial links or specific integrated circuits. Moreover, the necessity of
a detailed study, a thorough design and the use of advanced signal integrity tech-
niques becomes mandatory.
In this chapter, the design process of the control card is described, particu-
larizing and justifying the choices taken during this phase. A high-level outline
of the board components and connections is presented, detailing the features of
the selected components and the possible configurations available for different se-
tups. The physical layout of the board is then presented, including the placement
of the components, number of layers, power planes, etc. The analysis of the layout
simulations, which assists in the estimation of diverse physical parameters, is also
introduced. Finally, the chapter ends with a summary of the essential numbers of
the control card and a description of the manufacturing process.
3.2 Components and functionality
The design process of the control card has been performed using a top-down
approach. In the first step, a high-level block diagram with the main components
of the board has been developed. This diagram, shown in Fig. 3.1, includes all the
blocks and connections contained in the board. In this following subsections, a
detailed description of the functionalities, selected components and configurations
is presented. Further details about the electrical characteristics and pinout of the
connectors are included in Appendix A.
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Figure 3.1: High-level outline with control card components and connections.
3.2.1 Communications and I/Os
The control card has been designed to accept several configurations, in or-
der to provide flexibility. Thus, several connectors and I/Os (input-outputs) have
been incorporated for this purpose.
In the standard configuration, the communications with the preprocessing
board are performed through the Quad Small Form-factor Pluggable (QSFP)
connector that is depicted on the left side of Fig. 3.1. The selected compo-
nent (model HFBR-7924EWZ from Avago Technologies [QSF08]) is an optical
transceiver that incorporates 8 independent channels (4 in each direction), allow-
ing to communicate in the 850 nm spectral channel at data rates up to 2.7 Gbps
per channel. Five selected channels, shown in the figure, are used for the three
independent tasks previously discussed: clock, slow control and sync signal trans-
portation. The hardware handling these signals is customized for the task, as it is
explained in the following sections.
The second connector used for communications in the standard configu-
ration is the backplane connector, represented on the right side of Fig. 3.1. It
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carries the clock, sync and slow control signals to the four associated digitizer
boards (a press-fit connector, model 6469081-1, from Tyco Electronics [Tyc11]).
This connector includes 10 by 3 individually-shielded pairs specifically designed
for high-speed communications. Apart from the signals present in the backplane
connector of the digitizer boards, extra slow control signals and generic I/Os have
been included in the control card backplane connector. These signals may be used
for debugging purposes or in future implementations as they are linked to the
control card FPGA.
Extra I/Os for providing inspection lines or using different signals when the
preprocessing QSFP links are not available have also been foreseen. For instance,
a mini-A USB connector has been included to interact with the FPGA for loading
specific on-line configurations or performing slow control services to the different
buses present either in the control card or in the digitizer boards. The physical
link is controlled by a USB to Serial bridge, model CP2103 from Silicon Laborato-
ries [USB10]. This chip allows to communicate with an Universal Asynchronous
Receiver-Transmitter (UART) protocol; configuring the different parameters of the
communication (baud rate, presence of stop bit, parity type, etc.). It also includes
four General Purpose I/Os (GPIOs) that can be controlled through the USB link
and have been linked to the FPGA.
Six SubMiniature version B (SMB) coaxial connectors have also been in-
cluded for inspecting specific lines. Two of them are linked to the clock distribu-
tion network, as presented in Fig. 3.1; whereas the other four General Purpose I/O
(GPIO) SMB connectors have been linked to FPGA pins, with programmable line
direction and termination (either 50 
 or open-circuit).
Finally, also an Ethernet connector has been included for non-default con-
figurations. To provide a Physical Medium Attachment (PMA) interface to the
FPGA, a 88E1111 physical layer device for Ethernet applications from Mar-
vell has been included [Eth09]. This device provides the physical layer for
10/100/1000BASE-T standard Ethernet protocols, as well as Gigabit Media Inde-
pendant Interface (GMII), Reduced GMII (RGMII), Serial GMII (SGMII), etc. In par-
ticular, in this design, the SGMII interface has been linked to a Gigabit Transceiver
with Low Power (GTP) port in the FPGA, to allow communications with the Ether-
net protocol at data rates up to 1.25 GBaud.
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3.2.2 FPGA and configuration
The FPGA is the only programmable logic device in the whole digitizer
module and constitutes the core of the control card. The FPGA is an integrated
circuit that can be configured after manufacturing according to specific design
requirements. It is composed of a large number of gates that can be individually
linked, normally using Hardware Description Languages (HDLs) such as VHDL or
Verilog. FPGAs are also used as an intermediate stage to prototyping in the manu-
facturing process of an Application-Specific Integrated Circuit (ASIC). However,
the low costs, fast time-to-market and reconfiguration capabilities, among other
features, have leaded FPGAs to be widely spread in different industrial applica-
tions and markets.
In the control card, the selected FPGA is a Spartan-6 XC6SLX45T, from Xi-
linx [S6-11]. The family of FPGAs Spartan-6 are manufactured using a 45 nm
technology, therefore, are optimized for cost and low power. In addition, the re-
quirement of Gigabit Transceivers focused the FPGA selection in the Spartan-6
LXT sub-family, that provides from 2 to 8 low-power GTP transceivers accepting
operating data rates up to 3.2 Gbps.
As it is shown in Fig. 3.1, the only high-speed serial link from the QSFP
connector directly joined to the FPGA is the bi-directional one used for the slow
control. The selected FPGA may have, at least, one GTP transceiver for this link.
In principle, a model with two integrated GTP transceivers might have been suffi-
cient, as the number of total I/Os in all FPGAs in the family suitably cover the
design requirements. However, an initial estimation revealed that the developed
firmware might need more than 25 thousand available logic cells (25 model), so
a model with about 45 thousand logic cells was selected (45 model). The GTP
transceiver in excess has been linked to the SGMII Ethernet interface, as it might
be used in future developments.
The Spartan-6 family also provides a 4-wire JTAG configuration link, co-
mmonly present in Xilinx FPGAs. These lines have been connected to a Molex
87833 connector for FPGA configuration. These lines are also linked to FPGA I/Os
through an externally programmable switch, as it is shown in Fig. 3.1. This setup
allows to reconfigure the FPGA from the FPGA itself by loading the bitstream
through specific I/Os. This method is particularly useful in order to configure re-
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motely several FPGAs from other sources in a distributed system, and this is a
common approach in large nuclear physics experiments.
A Programmable Read-Only Memory (PROM) has been included for ini-
tial configuration during the power-up sequence. The Spartan-6 FPGA includes
a specific interface for loading bitstreams from these devices, which can be
programmed via the JTAG bus. The selected PROM is a XCF32P, from Xilinx
[ROM10], which has 32 Mb and can include up to 2 bitstreams for the 45 model
and up to 4 bitstreams for the 25 model.
3.2.3 Clock path
The upper part of Fig. 3.1 contains the clock distribution network, in charge
of receiving and broadcasting the 100 MHz sampling clock for the digitizers. In
the default configuration, the clock arrives from the QSFP connector, is locally
filtered in terms of jitter by a Phase-Locked Loop (PLL) and broadcasted to the
different Digi-Opt12 boards through the backplane connector. Extra input clock
sources have been included for different configurations. Furthermore, in order to
maintain good performance figures in the distribution, the components selected
in this section have low jitter and skew contributions.
The input clock of the distribution network can be selected from different
sources with an input switch, which is actually a 4 by 4 crossbar, model SY89540,
from Micrel [Cro07]. This device provides the possibility of switching between
any of the 4 inputs and outputs, with a jitter contribution of 10 ps peak-to-peak.
The output-output skew is 30 ps and the part-to-part skew is 150 ps. The four
inputs are connected to the QSFP connector, a local oscillator, a SMB connector
and a FPGA I/O port. The selection is performed with dedicated I/O pins from the
FPGA. One of the outputs is linked to the PLL and a second output is connected
to the FPGA to provide an inspection point to the clock delivered to the PLL.
The PLL present in the control card is responsible of filtering the selected
input clock in terms of jitter. The jitter, which is described in detail in the follo-
wing chapter, is an undesired deviation in the transitions of a periodic signal from
their ideal positions. Its effect is particularly important in high-speed communi-
cations and for sampling clocks of ADCs, as the Signal-to-Noise Ratio (SNR) of
the digitized data and, therefore, the Equivalent Number of Bits (ENOB) depend
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on the jitter of the sampling clock, as in the following equation:
SNR =  20 log(2fa) (3.1)
Where fa is the highest analog frequency being digitized and  is the Root
Mean Square (RMS) value of the total jitter in the sampling clock. A picture with
SNR/ENOB values for different jitter contributions is presented in Fig. 3.2.
Figure 3.2: SNR and ENOB values for different jitter contributions.
Therefore, as the control card has to provide the sampling clock for the di-
gitizers, it must be delivered with the lowest possible jitter, regardless of the input
clock source. This task is assigned to the PLL (model LMK03200, from National
Semiconductor [PLL09]), which can provide an output clock with 800 fs of RMS
jitter. This device has also been selected due to the possibility of working in zero-
delay mode, which is particularly important for this application. Thus, one of the
output clocks of the following fanout device feeds the zero-delay input of the PLL,
in order to obtain the minimum delay (ideally zero) among the output clocks. Only
one output clock of the PLL is connected to the clock fanout.
The clock distribution chain ends with a 1 to 12 clock fanout, model SY89113
from Micrel [Fan05], with an internal 2 to 1 multiplexer that permits the selection
between the output clock from the PLL or a differential pair from the FPGA. It has
excellent jitter and skew characteristics, as the inferred jitter is 10 ps, the output-
output skew is 25 ps and the part-to-part skew is 200 ps. The outputs of the fanout
49
Chapter 3. Control card design process
provide two clocks for each Digi-Opt12 board (eight in total), one as a feedback
for the zero-delay feature of the PLL, one for the used FPGA GTP transceiver for
high-speed communications and one linked to a SMB connector for inspecting
purposes.
An initial estimation of the worst operating conditions can be obtained by
adding the RMS contributions of the PLL and clock fanout devices. For the jitter,
the RMS values are 800 fs and 1 ps, therefore the total induced jitter may be about
1.28 ps RMS. For the skew, the only available data regards the clock fanout, so
the board-to-board skew may be about 200 ps RMS and the output-to-output skew
within the same board 25 ps RMS.
3.2.4 Sync signal
The use of a distributed system of digitizers that may work simultaneously
in physically distant places require synchronization protocols to ensure that the
data belonging to concurrent events are processed together. Most of the issues
regarding the simultaneous digitization of all ADCs in the system are resolved
with the use of an unique common clock provided by the GTS system, which has
been described in the previous chapter. However, even if the analog path of the
signals is the same, ADCs in different parts of the system or in the same board
may have been initializated sequentially at different moments so the data received
at the preprocessing unit may not correspond to the same temporal instant.
In order to manage this problem, ADCs usually incorporate a sync input
that forces the digitization process to start with a rising pulse on this signal. How-
ever, if the digital path (for instance the length of the optical fiber) changes during
system operation, the sync signal should be sent again to all ADCs, to be sure that
the digitization is still concurrent. It is relevant also if the communications pro-
tocol (such as the JESD204A standard used in the AGATA ADCs) does not offer a
deterministic latency.
In the AGATA read out system, this issue has been faced in the following
way. The Digi-Opt12 boards include an analog switch just before the input of each
ADC channel. In normal operation, the switch is configured to provide analog
data from the detectors to the ADCs. The slow control system can set the switch
to accept sync pulses provided from the control card. These sync pulses come
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from the preprocessing unit, are injected in the analog path and the preprocessing
firmware is responsible of measuring the latency of each channel individually and
compensate it using a digital delay.
The control card, therefore, should receive and broadcast the sync pulse
from the preprocessing unit to each Digi-Opt12 board. The selected 2 to 5 fanout
device, model SY89847 from Micrel [Fan07], has been chosen because of its low
values of jitter (10 ps), output-output skew (35 ps) and part-to-part skew (300
ps). The two inputs of the fanout come from the QSFP connector, which is the
default configuration, and FPGA I/O pins, respectively. The outputs are linked
to the backplane connector and FPGA I/O pins as well, for inspecting purposes.
Furthermore, the third transmitting signal in the QSFP connector has been linked
to the FPGA in order to provide the sync return path towards the preprocessing
unit, as it is described in Fig. 3.1. Presently, the sync return signal is not foreseen
in the synchronization protocol, but it is expected to be provided by the FPGA,
either from the output of the 2 to 5 fanout or from a signal created locally for that
purpose.
3.2.5 Slow control
The slow control system usually refers to the different communication buses
or protocols and associated firmware or software employed to monitor and control
the electronic programmable devices, sensors or actuators (not directly related to
the DAQ) present in the system. Examples of these devices may be the clock fanout
for the local distribution of the clock signals within the board or a temperature
sensor that may be setup and controlled for proper operation.
The control card is in charge of managing the slow control buses of the
associated Digi-Opt12 boards and itself, which are physically connected to the
FPGA. However, this control is handled remotely from the preprocessing unit,
which uses dedicated software for this purpose. There is also a specific bidirec-
tional high-speed serial link in the QSFP connector, linked to a GTP transceiver in
the FPGA, with this target, as it is shown in Fig. 3.1.
The idea of using a high-speed serial link for the slow control of the five
boards in the digitizer unit has been conceived following a novel approach. Typi-
cally, as the slow control is managed by the preprocessing unit, the required com-
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mands, such as “write a value in the second register of the clock fanout in the
fourth board” or “read the temperature of the second sensor of the first board”,
use to be translated for their transportation into specific commands of another
protocol. Thus, each command requires translation/conversion operations at the
two ends of the link, increasing the complexity of the firmware or software at both
sides.
In the link between control card and preprocessing unit for the slow control,
a set of synchronous registers in both FPGAs are connected, to the physical buses
in the control card and to the slow control software in the preprocessing side,
encapsulating the communications in a fully transparent way. Further details of
the implementation are included in [Bar11].
In addition, as the communication control and synchronization of the re-
gisters is independent of the information contained in the registers, this approach
can be used in different applications, considering the maximum rates in the up-
dating frequency or latency for the selected number of synchronous registers. A
complete characterization of the protocol has been published in [Bar12b]-[Bar13].
3.2.6 Power management
The control card is only powered by a 5 V pin from a press-fit connector,
model 120955-1, from Tyco Electronics [Tyc12]. From the main reference vol-
tage, the control card generates locally the different voltage levels needed for all
components in the board. The power-up sequence, control and monitoring of the
generated voltage levels is performed by a dedicated power manager device, model
ispPAC-POWR1220AT8, from Lattice Semiconductor [Lat12].
There are 10 voltage levels in the control card, generated, either externally,
from a DC-DC converter, a linear regulator or a voltage regulator, as it is summa-
rized in Table 3.1. The 5 V level is only used for generating the other voltage
levels, either directly or through the 3.3 V level labelled P3V3. The conversion is
performed by one of the following devices:
• LTM4608: The LTM4608 switch-mode DC-DC converter, from Linear Tech-
nology [LTM07], is able to provide up to 8 A of continuous current. It has
been included to generate the “P1V2” and “P3V3” voltage levels. “P1V2” is
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Net label Voltage Producer device Reference voltage Maximum current
P5V 5 V External - 15 A1
P1V2 1.2 V LTM4608 P5V 8 A
P3V3 3.3 V LTM4608 P5V 8 A
P3V3A 3.3 V HMC976LP3E P5V 400 mA
P3V3C 3.3 V MIC68220 P5V 2 A
P1V2A 1.2 V TPS74401 P3V3 3 A2
P1V8 1.8 V MIC68220 P3V3 2 A2
P2V5 2.5 V TPS74401 P3V3 3 A2
P2V5A 2.5 V TPS74401 P3V3 3 A2
P2V5B 2.5 V HMC976LP3E P3V3 400 mA2
Table 3.1: Summary of the voltage levels present in the control card.
used for the Ethernet physical layer and the VCCINT voltage of the FPGA.
“P3V3” is widely used in the board, either for generating other voltage le-
vels or for the I/O buffers of the board. They have been chosen because
these levels do not require a particular concern about electronic noise, that
is crucial for other components.
• HMC976LP3E: The HMC976LP3E low noise and low dropout linear voltage
regulator, from Hittite Microwave Corporation [HMC12], generates a clean
voltage level with a maximum current of 400 mA. It has been used for ge-
nerating the “P3V3A” and “P2V5B” levels due to the critical uses of these
voltages. “P3V3A” powers exclusively the PLL, whereas “P2V5B” supplies
the clock fanout. As it has been already discussed, the clock path is parti-
cularly delicate in the control card, so specific voltage levels for each device
generated with very low noise regulators have been included.
• MIC68220: The MIC68220 dual high peak current Low-Dropout (LDO) re-
gulator, from Micrel [Mic10], provides voltage levels up to 2 A of current for
each channel, allowing to implement power-up and power-down sequen-
1Limited by the selected Electromagnetic Interference (EMI) suppresion filter at the input stage.
2Limited by the maximum shared 8 A of the P3V3 reference voltage.
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cing or tracking. It has been included, mainly, for the “P1V8” level, that
is used for the PROM memory used to load the FPGA firmware when the
board is powered up. In the second channel of the device, the level “P3V3C”
is generated, which is used in the power manager device.
• TPS74401: The TPS74401 LDO regulator, from Texas Instruments [Tex06],
generates voltage levels up to 3 A of current. They have been used for pro-
viding the “P1V2A”, “P2V5” and “P2V5A” voltage levels. “P1V2A” is used for
powering the GTP transceiver of the FPGA and “P2V5A” for the input switch
at the clock path and the fanout of the sync signal. These levels are less cri-
tical than the “P3V3A” and “P2V5B” levels generated by the HMC976LP3E
regulator, but still require a good noise performance figure. In addition,
“P2V5” is used for FPGA I/Os and most of the devices of the board, so a low
noise in the power supply level is also recommended.
As it has been mentioned before, the power supply voltages for the critical
components have been separated from less sensitive levels and generated using
very low noise regulators. The same level of accuracy must be taken during the
routing process, in order to keep the best power supply quality for the most sen-
sitive devices of the board, as it is described in the following sections.
3.2.7 Extra components
A few additional components have been included to perform other features
not related with the main tasks of the control card:
• Light-emitting diodes (LEDs): Red-Green-Blue (RGB) LEDs and only red
LEDs have been included to provide a quick visual status of the board.
They have been linked to specific signals, like the power_good output of
the power manager, or to FPGA I/O pins that can be configured according
to the firmware.
• Temperature sensors: Five 12-bit temperature sensors, model MAX6626
fromMaxim [Max06] have been included to obtain a full status of the tempe-
rature of the board. They are connected to the local I2C bus and are spread
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on both sides of the board, for a better temperature characterization. They
are used in order to provide a temperature feedback to the digitizer module
cooling system and to the FEE Global Electronic Control (GEC).
• Time recorder: The time recorder, model DS1682 from Maxim [Max05], re-
gisters the total time since the last power up reset signal and the number
of power up sequences that have ocurred. Its main use is to monitor the
service time of the board in order to plan interventions and substitutions of
life-limited components (e.g. electrolitic capacitors). It is also linked to the
local I2C bus in order to be programmed and read out.
• Boot Flash: A 16 Megabit Flash memory, model AT45DB161D from Atmel
[Atm10] has been included for the storage of information such as the boot
data of an embedded microprocessor or any other information. It can be
accessed through a serial interface that has been connected to FPGA I/O
pins.
3.3 Routing and signal integrity
After specifying the components and connections of the board, the routing
process started with the definition of the board area. The control card has to
be mounted in the same mechanical container of the Digi-Opt12 boards, so the
form factor must be identical and the connectors should be oriented to the same
sides. The physical constraints for the digitizer boards and for the control card,
are depicted in Fig. 3.3. The backplane connectors should also be located at the
same place: the power supply connector at the top right and the communications
connector at the bottom right sides, according to the picture. In addition, the
optical connector should be placed at the same position, so the QSFP has to be
mounted at the back side of the card, which is the right part of the picture. The
Ethernet connector could also be placed in the back of the card, whereas the rest
of I/O connectors and LEDs of the board, specified in the previous section, are
placed in the front panel (left side in Fig. 3.3).
With these physical constraints, the first outline of the board can be ge-
nerated, as it is shown in Fig. 3.4. The picture shows that the size of the board is
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Figure 3.3: Photograph with the dimensions of the digitizer boards.
identical to the digitizer boards, as in Fig. 3.3. In the back panel, the QSFP, Ethernet
and both backplane connectors have been placed. The associated circuitry needs
also to be close to the connectors. In order to avoid long paths for high-speed se-
rial links or clock lanes, the FPGA and clock distribution devices are placed close
to the connectors of the back panel. The rest of I/Os have been located in the
front panel, on the left side of Fig. 3.4. From top to bottom, the connectors corres-
pond to: SMB clock input and output, GPIO RGB LEDs, GPIO SMB connectors,
red LEDs, JTAG connector and mini-USB connector. Once defined the physical
board limits and located the critical components and I/Os, the rest of the board
can be used for placing the rest of devices, which correspond, mainly, to voltage
regulators and associated circuitry, as they are the larger components in terms of
size.
In order to proceed with the routing process, the Printed Circuit Board
(PCB) stack-up needs to be defined, as it has a serious impact in the final board
characteristics [Oln11]. The final stack-up of the control card is presented in
Fig. 3.5. It is composed of 12 layers: 4 signal layers, 5 power planes and 3 ground
planes. The internal layers are surrounded by FR4 dielectric with a thickness that
has been selected in order to maintain a characteristic impedance of traces of 50-60
ohms and a differential impedance about 100 ohms. In the picture, also the solder
mask layers are represented, as they also play an important role when simulating
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Figure 3.4: Draft of the control card preliminar physical placement. The dimen-
sions are displayed in millimeters.
the high-speed signals travelling in the top or bottom layers.
Due to the presence of high-speed signals, the layout process has been par-
tially performed using a constraint-driven approach. Some constraints regarding
physical (and electrical, therefore) characteristics of selected signals have been in-
troduced before the placement and routing phases. The first constraints included
are the width and spacing of the lines according to the routing layer. Additional
constraints are included for the differential lines and for specific signal groups, as
in Table 3.2. More restrictive limitations for the differential lines have been used
for clock and sync signals, whereas less restrictive limitations have been applied
to other differential signals, such as power sensor lines, that not require extreme
accuracy. Specific propagation delay constraints have been included for the out-
puts of the clock or sync signals in order to broadcast the signals in phase. The
JTAG signals also include these kind of constraints, although they are not so res-
trictive.
Once the components have been placed and routed and prior to the ma-
nufacturing process, the critical signals have been simulated to validate the de-
sign. As an example, in Fig. 3.6, the Input/output Buffer Information Specification
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Line placement Width Spacing
Outer layers (TOP and BOTTOM) 0.152 mm 0.21 mm
Inner layers (L4 and L9) 0.127 mm 0.18 mm
Line type Primary gap Primary width Neck width Tolerance (+/-)
1 0.21 mm 0.152 mm 0.127 mm 0.127 mm / 0.127 mm
2 0.18 mm 0.127 mm - 0.127 mm / 0.127 mm
3 0.21 mm 0.152 mm 0.27 mm 1.27 mm / 0.127 mm
4 0.18 mm 0.127 mm - 1.27 mm / 0.127 mm
[1] Differential pair in outer layers.
[2] Differential pair in inner layers.
[3] Less restrictive differential pair in outer layers.
[4] Less restrictive differential pair in inner layers.
Line description Maximum relative skew
Clock or sync pattern outputs 0.4 mm (2.4 ps)
JTAG signals 12.2 mm (71.8 ps)
Table 3.2: Physical constraints for different kind of lines in the control card.
58
3.3. Routing and signal integrity
Figure 3.5: Control card PCB stack-up. The signal layers are presented in blue, the
power layers in red, the ground layers in black, the dielectric layers in green and
the solder mask layers in yellow. On the left side, only power, ground and signal
layers are presented with their design labels. On the right side, a scaled outline of
the PCB stack-up with the final physical dimensions is attached.
(IBIS) simulation model and clock path for one of the simulated signals are pre-
sented. The circuit has been generated with the final parameters of the routed
lines. The differential lines have been considered as single lines close to the pins
in the clock fanout and backplane connector. The results show that the clock
signals at the backplane connector are clearly within the low-voltage differential
signaling (LVDS) standard boundaries for the voltage, as in Fig. 3.7.
Using the same approach, clock signals have been simulated when propaga-
ting through a theoretical backplane in order to quantify the impact of the back-
plane signal length. For this simulation, only one clock signal has been used, as
the previous pictures show that all clock outputs are similar. Then, the back-
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Figure 3.6: Screenshot of the clock signals simulations. On the left, the included
IBIS model for the clock fanout buffer. On the right, a screenshot of the circuit for
the line CLK_0_CARD_0.
plane connector has been simulated with an electrical model recommended by the
manufacturer [Tyc01], that corresponds to a microstrip line with a characteristic
impedance of 51 ohm and a propagation delay of 127 ps. For the backplane and
digitizer board lines geometry and impedance, the same parameters of the clock
lines at the top layer of the control card have been used. In the digitizer board,
apart from the same model of the backplane connector, a model of the input clock
lines has been included. Finally, an Alternating-Current (AC) coupling stage and
a generic differential input buffer receive the clock waveforms as they may arrive
to the input clock buffers of the digitizer boards. The results, regarding different
backplane lengths for the clock signal are shown in Fig. 3.8. The figure shows the
clock signal waveforms when the decoupling capacitors are already working at
their steady state. As the LVDS standard capabilities in terms of bandwidth are
clearly above the needs of the simulated clock signals, a generic input buffer at the
digitizer board may receive a differential signal whose voltage levels are contained
in the standard LVDSmargins even with long backplane lines. However, the trans-
ported clock signals must preserve other characteristics such as rising or falling
times, as it has been already discussed, therefore long traces presented in Fig. 3.8
are not qualified to be used in our system. From the simulations performed, a rec-
ommended length for the clock signals of the backplane may be around 10 to 25
cm, although more detailed simulations with different line geometries, dielectric
materials or signal lenghts should be performed.
Another critical part of the control card design, due to the required band-
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Figure 3.7: Simulation results for the differential clock signals. The LVDS stan-
dard voltage levels and the valid margins are also attached.
width of the travelling signals, is the high-speed serial links between the FPGA
GTP transceivers and the QSFP connector. In particular, the bidirectional slow
control link requires transmission lines working at gigahertz frequencies, as the
link should transmit data at 2 Gbps. At these frequencies, point-to-point wires
must be considered as transmission lines, in order to avoid unwanted effects like
distortion, EMI radiation or crosstalk [Joh93]. The control card layout has un-
dergone to specific simulations to find the critical board regions where the elec-
tromagnetic field may produce these effects. The simulating tool, used for radio
frequency applications, includes a tridimensional model of the board, with the
routing and power layers, pins, vias and passive components such as capacitors or
resistors, as it is shown in Fig. 3.9.
When the critical regions are identified, the layout is analyzed to avoid any
sensible lines or components to be placed into that zone. If the placement can
not be changed, extra resonant passive components can be placed at the line in
specific locations, in order to modify the resonant peaks of the line in the region
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Figure 3.8: Simulation results for the differential clock signals at the input buffer
of the digitizer boards.
and avoid producing high EMI peaks and pulse distortion. This iterative process
ends when all critical regions are analyzed and corrected, if needed. The results
of the simulation are presented in Fig. 3.10, where the critical parts of the board
layout are identified in the path from the FPGA to the QSFP connector, as it shows
the red region values of the picture. The simulation results have been analyzed
in detail and the final board layout has been qualified for manufacturing from the
simulations point of view.
3.4 Control card at a glance
Once the board design has been studied and validated in detail, the next
step in the developing process is the prototype manufacture. The first control
card prototype, shown in Fig. 3.11, has been produced for the analysis of the real
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Figure 3.9: Screenshot of the tridimensional model of the board used for simulat-
ing the high-speed lines.
Figure 3.10: Tridimensional simulation of the control card high-speed lines. The
color grades correspond to the induced voltage peaks due to EMI distortion.
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board response.
Figure 3.11: Photograph with the first control card prototype.
The prototype has been submitted to a full characterization process that is
presented in the following chapter. Previously in this section, the control card
has been described in terms of parameters such as manufacturing costs or power
consumption. Although these values may not be taken as a reference because
they can easily vary, nevertheless, they give a quick perception of the main board
characteristics.
3.4.1 Manufacturing costs
The manufacturing costs of the control card, as it may be expected, depend
on the number of boards being produced: prototype manufacturing is slightly
more expensive than mass-production. In Table 3.3, a summary of the costs for
manufacturing the boards is presented. They have been derived for a small mass-
production of about 20 boards. The prototype costs are between a 10 to 20% higher,
and mass-production of larger number of boards may also reduce the costs fur-
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Item Cost (per board)
Components 850 e
PCB 200 e
Mounting components 650 e
Total costs 1700 e
Table 3.3: Approximate manufacturing costs for the control card PCBs.
ther. The most expensive components in the Bill of Material (BOM) are: the QSFP
(about 350 e), the FPGA (about 70 e) and the PROM (about 30 e). Therefore, the
cost of the control card sums up to about 1700 e per board, considering a small
production around 25 control cards.
3.4.2 Power consumption
The power consumption is related to the specific setup of the control card.
The firmware, clock path, configuration and other parameters directly affect to
the final consumption of the board. As a limit, the maximum current that can
be accepted by the EMI input filter is 15 A, discussed previously in the power
management section. However, the maximum power consumption is estimated
to be less than 15 W (3 A at 5 V) and the nominal power consumption about 10-
11 W. In these conditions, in Fig. 3.12, a thermal picture of the card is shown,
highlighting the most dissipating regions of the board. External cooling was not
used at the time this photograph was taken.
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Figure 3.12: Thermal picture of the control card with the main components in
terms of power consumption.
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“Time is an illusion, lunchtime doubly so.”
Douglas Adams (1952-2001), English writer.
4.1 Introduction
After completing the design and validation of the layout for the control
card, the first prototype has been manufactured. The next stage in the process is
the qualification and characterization of the prototype, in order to guarantee that
the board behaves as expected prior to mass-production and board integration
phases.
As it has been already discussed, the main component of the control card
is the FPGA that performs the control task of all devices in the digitizer module.
The prototype validation and characterization has been performed sequentially by
developing specific firmware for testing the board features. All firmware develo-
ped for the FPGA has been coded in VHDL language, which is an IEEE standard
since 1987 [VHD88]. The development of the firmware testing procedure has been
performed in three steps:
1. Code development. This step requires the development of the VHDL modu-
les performing the required features of the hardware.
2. Signal simulation. Specific simulating tools have been used to generate out-
put signals according to the typical inputs of the different VHDL modules.
This phase avoids logic errors in the code to ease the final hardware tests.
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3. Tests with hardware. The final debugged modules are tested in a real FPGA,
either in an evaluation board or in the control card, depending on the com-
plexity of the modules being tested and the external hardware requirements
for the tests.
The firmware coding, therefore, has been developed and tested modularly.
Then, single modules have been added individually to the project, increasing the
functionality of the board at each cycle. This development corresponds, therefore,
to an incremental model, similar to the analogous software development method
[Pre10]. The details about the structure of the firmware and short descriptions of
the functionality of each developed module are included in Appendix B.
In this chapter, the validation and qualification phases for the first control
card prototype are described in detail, covering from the less significant features
to the essential tasks of the board. In a first step, control card I/Os and basic
features have been tested individually, proving the proper prototype behaviour.
In a second step, a full characterization process for the most sensitive parts of the
design is presented. Specific programs have been developed for this step, in order
to ease a full board characterization in later stages of the project.
4.2 Prototype validation
With the arrival of the first control card prototypes, the hardware qualifica-
tion stage began. As electrical tests for the designed layout are already performed
at the manufacturing company, the first step is to carefully power up the board.
For this purpose, the power manager device ispPAC-POWR1220AT8 mounted in
the control card has been programmed using the JTAG pins available in a specific
connector. The voltage levels presented in Table 3.1 have been also defined in the
internal logic of the power manager device using the manufacturer software.
When the proper voltage levels have been set and checked in the board, the
FPGA and PROM memory became reachable via JTAG. In Fig. 4.1, a screenshot
from the Xilinx software used load the firmware in the FPGA is presented. At the
first power up, with no firmware loaded, the control card was already consuming
about 1.8 A from the 5 V main supply, which corresponds to 9 W.
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Figure 4.1: Screenshot with the devices found in the JTAG chain of the control
card.
The board validation process has been designed to be almost automatic. As
it has been presented in the previous chapter, a mini-USB connector has been in-
cluded in the control card for this purpose. The USB protocol is converted to an
UART protocol by the CP2103 device mounted in the board. The FPGA firmware
should be able to communicate using the UART protocol through the specific I/O
pins linked to the CP2103 device. The VHDL modules designed for this purpose
allow the communication with a terminal using the UART protocol with the con-
figuration parameters shown in Table 4.1. The link can be configured with diffe-
rent parameters using some constants defined in the VHDL code. In addition, in
order to provide a suitable clock signal for the link, an internal PLL in the FPGA
has been instantiated to convert the input clock at 100 MHz from a local oscillator
in the board to the required 14.7456 MHz for the UART protocol 1.
The aim of the USB/UART link is to provide a quick and software-
independent interface to load different board configurations in order to perform
1In order to generate a UART which link rate is 115200 bauds, the required clock frequency is
115.2 kHz. However, the generated clock at 14.7456 MHz is lately divided by 16, obtaining a 921.6
kHz clock that could not be generated from the internal PLLs of the FPGA. Then, this clock is
divided by the number of bits used for the data link (8 bits, as there are no parity bits), reaching the
nominal 115.2 kHz frequency.
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Parameter Value
Link rate 115200 bauds
Data length 8 bits
Parity No
Stop bits 1
Flow control No
Table 4.1: Configuration parameters of the UART link.
the validation tests. When the firmware is loaded in the FPGA and the board
is linked with a PC with a serial communication with the proper setup already
presented, the message presented in Fig. 4.2 is received in the terminal emulator.
The UART link is also available through direct UART pins linked to the FPGA for
testing purposes.
Figure 4.2: Screenshot with the message received at a serial console connected to
the control card.
The accepted configurations can be loaded by introducing a hexadecimal
value (0-F), and the corresponding setups are shown in Table 4.2. A few of them
directly link the four GPIO ports of the CP2103 device, which are connected to
the FPGA, to other FPGA I/Os, in order to provide a quick access to the different
buses of the board or to the backplane lines. Other configurations are devoted to
perform tests of the devices mounted in the control card, as it is detailed in the
following sections.
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Config. value Test/setup
0 Default
1 Digitizer board 1
2 Digitizer board 2
3 Digitizer board 3
4 Digitizer board 4
5 PLL configuration
6 Control card I2C bus
7 Generic SPI bus 0
Config. value Test/setup
8 Generic SPI bus 1
9 Generic SPI bus 2
A Generic SPI bus 3
B Test LEDs
C Test GPIO
D Test J12 I/O
E Test PRBS
F -
Table 4.2: Board configurations that can be loaded with the serial console.
4.2.1 Digitizer board configurations
In this setup, the four GPIO ports of the CP2103 device are linked to the
three programming slow control pins of the four associated digitizer boards. The
fourth line is used as the card_reset pin of each board. The slow control pins
have been designed to be able to control either I2C (Inter-Integrated Circuit) or
SPI (Serial Peripheral Interface) devices by using two independent clock lines for
the two protocols and a common data line. Further details may be found at the
digitizer board specifications [Pul12].
The GPIO pins of the CP2103 bridge are linked to specific bus lines. Thus,
the four lines can be controlled by the external PC connected to the USB connector.
In order to provide a generic Graphical User Interface (GUI) for the different serial
protocols used in the board, a DLL-based (Dynamic Link-Library) application has
been developed and qualified with several devices. The implementation details can
be found in [Bar12a]. The GUI, named USB bridge, permits using I2C, SPI or Wire
protocols by entering the proper values to read/write in the interface or executing
specific scripts in order to load several commands at a time. A screenshot of the
program is attached in Fig. 4.3.
4.2.2 PLL configuration
The PLL configuration links the four GPIO ports of the CP2103 bridge with
the Wire bus of the PLL mounted in the control card. Although the PLL is pro-
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Figure 4.3: Screenshot of the USB bridge GUI.
grammed when the board is powered up, this setup can be used for programming
the device during board operation with the USB link. The USB bridge software can
be used for this purpose using a specific tab.
4.2.3 Control card I2C bus configuration
The I2C bus available in the control card can also be accessed to perform
read or write operations using this protocol. Some of the devices programmed by
this bus, as it has been presented in the previous chapter, are temperature sensors,
a time recorder, etc. Only two GPIO ports of the CP2103 device are used in this
setup. The USB bridge software can also be employed for this purpose.
4.2.4 Generic SPI bus configurations
Although the associated digitizer boards only need three programming
ports to be accessed (the data lines of the I2C and SPI buses are shared), the control
card foresees the connection of standard SPI devices through the data backplane
using a complete set of SPI lines. Thus, the generic SPI bus configurations link the
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four GPIO ports of the CP2103 bridge with the four ports of a generic SPI interface
that are connected with the backplane. A specific tab of the USB bridge software
can be used to access devices through the generic SPI bus interface.
4.2.5 Tests LEDs
The LEDs present in the front panel of the control card can easily be tested
with a particular configuration. Two types of LEDs are present in the control card:
red LEDs and RGB LEDs. In this configuration, the red LEDs blink continuosly
and alternately to have a quick visual status of the LEDs. The RGB LEDs also
blink alternately, but different colors (red, blue or green) are used in order to test
them separately. The blinking period of the LEDs during these tests is 0.34 s
approximately.
4.2.6 Tests GPIO and J12 I/O
The four GPIO lines present in the SMB connectors in the front panel and
the “J12” connector with direct access to FPGA I/O pins can be tested using these
configurations. In both configurations, a 16-bit pattern defined in the firmware
is transmitted and received through the external I/O lines. Using external coaxial
wires or jumpers for the SMB and “J12” connectors respectively, the tests are per-
form and their results are presented using the RGB LEDs of the front panel, each
LED corresponding to a specific link. The bit rate of these tests has been chosen
to be relatively low: about 10 Kbps.
4.2.7 PRBS tests
A specific configuration for the PRBS tests of the high-speed serial link can
also be loaded using the serial console. These tests have been considered as cha-
racterization tests and are described in detail in following sections. Nevertheless,
when this setup is active, the high-speed serial link used for slow control purposes
is expected to be used for performing a PRBS test, so the synchronous registers
used for the slow control are not available and the GTP transceiver is configured
for sending and receiving PRBS patterns.
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4.2.8 Default configuration
When the board is powered up, the default configuration is automatically
loaded. This configuration can also be set by sending a zero value with the serial
console interface. In this configuration, the PLL is loaded with the default values
(only when the board is powered up), the input clock of the clock distribution
chain and the output clock for the clock fanout can be selected with on-board
switches and the slow control lines are linked to the synchronous registers linked
with the preprocessing electronics using the slow control high-speed serial link,
depicted in the left part of Fig. 3.1.
In any loaded configuration, the clock input and output sources of the clock
distribution network, which is presented in Fig. 4.4, can be selected with three on-
board switches. A specific VHDL module has been designed to manage the clock
distribution network. Two of the three switches are used to select the input clock
of the PLL, which can be obtained from the QSFP connector (default configura-
tion), a local oscillator, two FPGA I/O pins or a SMB connector mounted at the
front panel. The third switch can be used to select the source of the clock fanout
feeding the backplane connector: either from the PLL output (default configura-
tion) or from two FPGA I/O pins.
Figure 4.4: Outline of the control card devices devoted to the clock distribution
network. The highlighted arrows correspond to the configurable inputs of the
input switch and output fanout. The yellow arrows are used to enhance the default
configuration.
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Bit number FPGA internal line
0 I2C_SCL
1 I2C_SDA_I
2 I2C_SDA_O
3 SPI_SCLK
4 MUX_0
5 MUX_1
Bit number FPGA internal line
6 MUX_2
7 I2C_RESET
8 PLL_CLKUWIRE
9 PLL_DATAUWIRE
10 PLL_LEUWIRE
11 PLL_LD
Table 4.3: Values loaded in the synchronous registers.
The slow control in the default configuration is performed using the syn-
chronous registers linked with the preprocessing electronics using a bidirectional
high-speed serial link. From specific tests we have concluded that the values in
the synchronous registers can be updated with a frequency up to 12.5 MHz when 3
synchronous 8-bit registers are used with the 100 MHz clock without Clock Com-
pensation option [Bar12b]-[Bar13]. Thus, 24 bits are available to be synchronized
between the preprocessing and control card FPGAs, using a hardware multiplexer;
nevertheless, only 12 bits are currently used, as it is shown in Table 4.3. However,
the firmware can easily be changed to include other I/Os or values to be shared
between the FPGAs. In the table, the first four lines (0-3) correspond to the three
control lines of each digitizer board, separating the data line into two registers,
for convenience. Three lines are used to control the internal multiplexer in the
FPGA that links the slow control lines with one of the five specific buses in the
FPGA I/O pins, if it is available. For instance, a “000” value for the mux links the
I2C lines to the local I2C bus of the control card; a “001” value links the I2C and
SPI lines to the first digitizer card lines; a “010” value links the buses with the
second digitizer card, and so on. Then, also the I2C card_reset line is linked to
the multiplexer and four lines for the PLL in the control card complete the set of
synchronous registers. The Wire lines for the PLL are not linked to the internal
multiplexer because this bus is not used externally in the digitizer boards.
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4.3 Characterization tests
In this section, the characterization process of the control card prototype
is described in detail. As it has been already presented, the main functions of the
control card include the broadcast of clean clock signals and the slow control of the
digitizer boards. Thus, these two functions have been qualified and characterized
individually in order to comply with the design performance specifications.
4.3.1 Clock performance
As mentioned, the architecture of the digitizer modules requires that the
control card provides a sampling clock with the best possible quality to the asso-
ciated digitizer boards. The signal integrity of the clock signals can be described
in terms of jitter and skew.
The clock skew is the time difference of the arrival of two identical clock
signals at two devices of the circuit. In the AGATA electronics approach, the clock
skew for the sampling clock at the input pins of each ADC of the digitizer boards
should be minimized in order to keep a synchronous digitization for the whole
system.
Jitter fundamentals
The jitter in a clock signal is the variation of the periodicity of the signal
with respect to the expected clock period. As it was mentioned in the previous
chapter (see Eq. 3.1), the SNR of the ADCs depends on the total jitter of the sam-
pling clock [Red06]. The jitter of a high-speed signal has two main components: a
bounded component (deterministic jitter), that depends on the system and the ana-
log environment of the signal; and an unbounded component (random jitter), that
is caused by electronic noise of the signal. The deterministic jitter uses to be quan-
tified as a peak-to-peak value determined by adding the maximum phase advance
or delay produced by the different deterministic jitter sources, which are usually
categorized in system-related and data-dependent effects. The random jitter is the
aggregate of all noise sources (thermal noise, shot noise and “1/f” noise) affecting
the signal, which generate a gaussian distributed jitter that is usually characterized
by the its RMS value, which is related with the standard deviation of the gaussian
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distribution. Finally, the total jitter of the system is the sum of the deterministic
and random jitter components.
From a formal point of view, the jitter can be represented as a phase pertur-
bation. Generalizing the phase error (either advance or delay) with the function
(t), the equation for a sequence of periodic pulses (P) becomes:
S(t) = P [2fdt+ j(t)]
where fd is the frequency of the periodic pulses, in radians. From this expression,
one can easily obtain the expression for the jitter:
J(t) = 2fd
The total jitter, or phase error, is the sum of the deterministic and random jitter
components, expressed in terms of their RMS or peak-to-peak values:
j(t) = j(t)
D + j(t)
R =) J(t) = QBERJRrms + JDpp (4.1)
where QBER is the value of the Q-function, which is the tail probability of the
gaussian distribution, at the target bit error rate (BER). Some values for theQBER
correction parameter are attached in Table 4.4 for completeness. For further details
of jitter theory, the reader is encouraged to review the bibliography: [Han04a],
[Han04b], [Han04c], [Oh12], [Agi08].
BER Q-value BER Q-value BER Q-value
10 3 6.180 10 8 11.224 10 13 14.698
10 4 7.438 10 9 11.996 10 14 15.301
10 5 8.530 10 10 12.723 10 15 15.882
10 6 9.507 10 11 13.412 10 16 16.444
10 7 10.399 10 12 14.069 10 17 16.987
Table 4.4: Q-values for different BER extracted from [Hal09].
Jitter measurements
The characterization of the clock output of the control card, which is lately
used as a sampling clock for the digitizers have been performed using an automatic
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procedure. A specific LabView GUI, presented in Fig. 4.5, has been developed
for controlling the necessary equipment to fulfill the tests. The LabView drivers,
provided by National Instruments, allow communicating with the signal generator
and digital oscilloscope employed in the tests. The left part of Fig. 4.5 corresponds
to the signal generator setup, whereas the right part contains the oscilloscope
configuration and the storage paths for the generated data. The selected signal
generator, model DTG5274 from Tektronix [Tek06], is able to generate data or
clock signals up to 2.8 Gbps with a delay resolution up to 0.2 ps. The apparatus
has been accessed using a USB to GPIB (General Purpose Interface Bus) module
from National Instruments, and programmed to generate different clock signals;
introducing different types of periodic jitter. The digital oscilloscope used for
quantifying the results is a 4-channel 40 GSa/s scope with an input bandwith of
12 GHz, model 91204A from Agilent Technologies [Agi13]. It has been accessed
using a dedicated USB connector of the apparatus. As the bandwith of the analysis
should be, at least, 1.8 times the maximum rate of the signals, the 12 GHz of
bandwith of the oscilloscope allow reaching a maximum rate of about 6.7 Gbps.
In addition, according to the oscilloscope datasheet, the jitter measurement floor
is about 1.6 ps.
Figure 4.5: Screenshot of the LabView GUI used for clock signal characterization.
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In order to estimate the quality of the clock provided by the signal gene-
rator, the different clock sources used in the tests have been directly linked to
the oscilloscope for their jitter analysis. The clock signals produced by the signal
generator are summarized in Table 4.5. These signals have been injected to the
control card using the first SMB connector of the front panel, that is linked to
the clock distribution network, and selecting the correct value of the switches to
permit feeding the PLL of the board using an external clock. As the quality of the
measurements may be questionable when using the clock output SMB connector
of the front panel due to the extra circuitry within the board, a differential probe
has been directly attached to one of the differential pairs carrying the clock out-
puts signals of the backplane connector. The differential probe limits the bandwith
to 7 GHz, therefore, the maximum rate of the measurement would be 3.9 Gbps.
Clock signal name Type of jitter Jitter amplitude Jitter frequency
Input_Off None - -
Input_Sine Sinusoidal 1 ns 1 MHz
Input_Square Square function 1 ns 1 MHz
Input_Triangle Triangle function 1 ns 1 MHz
Input_Gaussian Gaussian - 1 MHz
Table 4.5: Characteristics of the input clock signals used for clock characterization
measurements.
The first performed test uses a 100 MHz clock signal without any induced
extra jitter. However, random jitter, even with appropiate working conditions,
may be present in the signal, with a maximum value of 3 ps RMS, according to the
signal generator specifications [Tek06]. For the jitter measurements, 105 samples
of the Time Interval Error (TIE) have been stored for their later analysis. The TIE
is defined as the deviation of the clock edges from their ideal values. The reference
clock to calculate the ideal values has been produced from an internal oscilloscope
reference. Then, the stored values have been put into a histogram, which can be
fitted to obtain the random jitter component of the signal, as it is shown in Fig. 4.6.
The fitting function follows a classical gaussian distribution:
f(x) = Ae 
(x )2
22
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where  is the mean value of the distribution and  is the standard deviation. In
the jitter analysis, the sigma value corresponds to the RMS value of the random
jitter, so in the case of the Input_Off clock signal, the random jitter is 1.9992 ps
RMS, which is in the expected range given by the signal generator manufacturer:
below 3 ps RMS.
Figure 4.6: Jitter characteristics for the Input_Off clock.
The LabView GUI has been designed in order to easily produce clock sig-
nals with different types of deterministic jitter to be injected in the control card
clock distribution network. To visualize the characteristics of the injected clock
signals, a histogram of the TIE values for the different signals is shown in Fig. 4.7.
The TIE data have been obtained using the characteristics introduced previously.
From Fig. 4.7, the properties of the different jitter contributions can be easily di-
sentangled and the difference in the peak-to-peak values for the TIE can easily be
appreciated.
The second figure of Fig. 4.7 is the Discrete Fourier Transform (DFT) of the
measure trend signal for the TIE of each clock signal. The measure trend repre-
sents the instantaneous difference of phase in timing units of each clock semicycle.
In order to fully exploit the oscilloscope characteristics, the maximum number of
consecutive points for the same waveform of the measure trend have been ac-
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quired. At the maximum sampling rate of 40 GSa/s, the highest timing window
according to the oscilloscope internal memory is 1 microsecond, therefore, taking
data each 5 ns (half of the clock signal period) the acquired number of points is
200. The DFT has lately been computed and represented using internal Matlab
algorithms. Thus, the figure shows the module of the frequency response of the
measure trend function in a frequency range centered at the Nyquist frequency of
the input signal (100 MHz, as the measure trend is evaluated at each clock semicy-
cle, which correspond to a 200 MHz sampling frequency). The shapes of the DFT
curves reveal different frequency contents in the phase of the generated clock sig-
nals, which corresponds to the presence of jitter. An ideal plain DFT plot would
be expected for jitter-free input signals.
Following the same principles, the output clock signals have been analyzed
and their results are attached at Fig. 4.8. Apart from the corresponding outputs to
the clock inputs presented in Table 4.5, an extra measurement has been performed
to the output clock generated from the local oscillator connected to the clock dis-
tribution network (see Fig. 3.1 for details). From the TIE histogram of the output
clock signals, one can easily visualize the reduction of the amount of random jitter
for each input-output pair by comparing the width of the gaussian-like shapes of
the TIE curves. Moreover, the peak-to-peak value for all signals (related with the
deterministic jitter) has been reduced by a factor of 2, and can be quickly appre-
ciated from the scale of the X axis in the TIE histograms. A similar analysis can
be performed for the measure trend figure, which is flatter than the corresponding
plot of Fig. 4.7. Also a quick glance to the Y axis scale reveals a lower contrast
between the curve shapes in the frequency domain.
For a quantitative perception of the jitter of the output clock signals, the
random and deterministic components of the jitter have been computed from the
TIE histograms shown in Fig. 4.7 and Fig. 4.8. The gaussian-like waveforms have
been fitted and the standard deviation () of the curve are attached in Table 4.6
and Table 4.7. The peak-to-peak value corresponds to the difference between the
maximum and minimum TIE values.
In the case of input signals without induced jitter, the random jitter com-
ponent is, in average, 1.46 ps, which is in the order of the predicted value of the
previous chapter (1.28 ps) and comparable with the noise floor of the oscilloscope
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Figure 4.7: Jitter characteristics for the different input clocks. The upper plot is
the TIE histogram whereas the lower plot is the DFT of the measure trend.
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Figure 4.8: Jitter characteristics for the different output clocks. The upper plot is
the TIE histogram whereas the lower plot is the DFT of the measure trend.
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Clock signal name JRrms (ps) J
D
pp (ps)
Input_Off 2.00 11.89
Input_Sine 2.62 46.58
Input_Square 2.61 148.26
Input_Triangle 7.30 61.43
Input_Gaussian 28.80 172.35
Table 4.6: Jitter measurements for the input clock signals.
Clock signal name JRrms (ps) J
D
pp (ps)
Output_Off 1.49 13.01
Output_Sine 2.58 65.08
Output_Square 3.22 89.36
Output_Triangle 2.21 53.97
Output_Gaussian 10.49 66.83
Output_Local_oscillator 1.43 22.36
Table 4.7: Jitter measurements for the output clock signals.
(1.6 ps). For all signals, either the random or the deterministic jitter components
remain unchanged or improve from input to output signals, as it has been com-
mented in the previous histogram analysis.
During this section, the results of the analysis of the jitter distribution for
different input clocks have been presented. This analysis has been performed
using developed programs coded either in LabView or Matlab frameworks. Du-
ring the mass-production of the control cards, these programs will be used in a
semi-automatic mode in order to measure the quality of each manufactured board
individually.
4.3.2 High-speed serial link
The high-speed serial links are one of the critical points in the control card
design, as these signals are expected to carry digital data at frequencies in the
gigahertz range. The bidirectional slow control optical link with the preprocessing
electronics has been designed to work at a 2 Gbps data rate, and represents, either
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in the transmission or reception sides, the best example of the use of a critical
high-speed link.
When the rate in data communications is greater than 1 Gbps, the jitter of
the signals becomes a significant issue, as it may induce not negligible transmis-
sion errors. In order to measure the jitter of the slow control link and estimate
the number of transmission errors that may occur, two different tests have been
performed. The first test consists of quantifying the Bit Error Rate (BER) of the
bidirectional slow control link and the second analyzes the quality of the link
using eye diagrams.
PRBS tests
One of the techniques to measure the BER of a high-speed serial link is
to inject a well known Pseudo-Random Bit Sequence (PRBS) in the emitter and
counting the number of transmission errors at the receiving side of the link. An
external loop with an optical fiber has been set to connect the transmitter and
receiver pairs of the slow control link. As it was presented in the previous sec-
tion, the PRBS test for the control card can be loaded with a specific configuration
through the serial console. When the test is available, the user can control, con-
figure and visualize the results of the tests using a custom interface within the
Chipscope framework. Chipscope is a Xilinx tool that allows inserting a logic
analyzer, system analyzer and virtual I/O core inside the FPGA to have a quick
access to internal nets defined in the loaded firmware.
In Fig. 4.9, a screenshot of the Chipscope interface used for controlling and
visualize the results of the PRBS tests is presented. The VIO console window is
used for loading the parameters of the test, starting it and visualizing the results.
When starting the tests, the firmware enables the PRBS pattern generator and
pattern checker embedded at the emitter and receiver GTPs of the FPGA [Xil10].
The transmitter injects a standard PRBS pattern in the serial stream and the re-
ceiver, after synchronizing with the input serial stream, checks the PRBS pattern
and notifies the errors. At the receiver, the Clock Data Recovery (CDR) circuitry of
each GTP transceiver can be configured to use a non-default sampling point of the
incoming data. The CDR circuit automatically finds the Unit Interval (UI) limits
and sets the sampling point to, approximately, 0.5 UI. However, the CDR configu-
85
Chapter 4. Characterization tests and results
Figure 4.9: Screenshot of the Chipscope interface for the PRBS tests.
ration allows to setup the sampling point in any of the 128 samples in which the
UI is internally divided. The full PRBS test consists of performing the following
tasks for the 128 available sampling points:
1. Setting the receiver sampling point.
2. Enabling the PRBS pattern generator at the transmitter for a given number
of events.
3. Checking the incoming data at the receiver and counting the number of
transmission errors.
4. Saving the results and disabling PRBS pattern generator and checker.
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The different tasks require the reconfiguration of the GTPs during ope-
ration, so the Dynamic Reconfiguration Port (DRP) has been used for this pur-
pose. Specific firmware controls the write and read operations using this interface,
which are also available at the Chipscope interface for debugging purposes. The
configurable parameters of the PRBS tests are the number of bits and the PRBS
mode, as it is shown in Fig. 4.9. The number of bits variable is used to set the
number of events for each sampling point, according to the following equation:
Ev = 2N   1, where Ev is the number of events and N the number of bits. The
PRBS mode selects the standard PRBS pattern used for the tests, according to the
following values: “001” uses a PRBS-7 standard, “010” a PRBS-15, “011” a PRBS-23
and “100” a PRBS-31 standard. These standards are defined at the ITU-T Recom-
mendation O.150, and the length of the bit sequences are 27   1 bits, 215   1 bits,
223   1 bits and 231   1 bits respectively.
When the parameters of the tests are configured, the user can put a “1” value
in the “Start” variable and the test begins. A “1” value is automatically put at “End”
when the test is finished and the results are stored in an internal Random-Access
Memory (RAM) in the FPGA. The results can be read by sending the different sam-
pling points (from 0 to 127) at the Chipscope interface and copying the number of
errors for each sampling point. As the link is set to work at 2 Gbps and the in-
ternal frequency of the clock is 100 MHz, each event corresponds to 20-bit words,
either for the total number of events or for error counting.
The PRBS tests have been performed using the PRBS-15 pattern, which is
widely used for jitter measurements. In addition, the tests have been performed
using 25, 30 and 40 bits for the number of events, which correspond to about
3  107, 109 and 1012 events, respectively. As the measured value of errors corres-
pond to the 20-bit events, the following equation has been used for obtaining the
probability of bit errors from the word errors:
pbit = 1  (1  pword)N
where pbit is the error probability for a single bit; pword is the error probability for
a word, calculated dividing the number of event errors by the number of events;
and N is the number of bits of each word, which is 20 in this case. Using this ex-
pression, the bathtub plot for the BER of the slow control link, shown in Fig. 4.10,
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has been generated. The x axis contains the 128 available values of the UI, which
length is the inverse of the link rate: 500 ps.
Figure 4.10: Bathtub plot for the PRBS test of the slow control link.
In a bathtub plot for the BER of a high-speed link, the two curves can be
divided into a constant part at the extremes of the x axis and a gaussian-like part
closer to the center of the plot. The constant part is regulated by the deterministic
jitter of the link, whereas the gaussian part is controlled by the random jitter. From
Fig. 4.10, a deterministic jitter of about 50 ps at each side can be easily deduced.
The random jitter can be obtained by fitting the gaussian part of the curve to
a gaussian tail, and the value obtained for  in the fit is 9.4546 ps. Moreover,
applying Eq. 4.1, with theQBER value for 1013 bits in Table 4.4, the total jitter can
be directly calculated:
J(t) = QBERJ
R
rms + J
D
pp = 14:698  9:4546 + 2  50 = 239 ps
The number of events have been selected in order to provide a confidence
level for the measurement greater than a 95%. The confidence level, which is a
statistical parameter commonly used for estimating the reliability of a measure,
can be obtained using the following expression:
CL = 1  e tBER
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where t is the length (number of bits) of the test, which is 20  (2N   1) in this
case, and BER is the minimum BER needed. Generally, the links are validated
with a BER lower than 10 12, therefore, the confidence level of the performed
measurement using 40 bits is almost 100%. Thus, using the length of the “40-bit”
test, the BER in the central part of the bathtub plot is lower than 1:36  10 13 with
a confidence level of 95%, and lower than 2:09  10 13 with a confidence level of
99%.
Furthermore, it is worth noting that this value has been captured at the
internal logic of the FPGA, after the receiving GTP transceiver, meaning that the
whole transmission and reception sides do contribute to the BER results presented
previously.
Eye diagrams
Another common method to evaluate the jitter of a high-speed serial link
comes from the analysis of the eye diagram of the signal. An eye diagram is
an intuitive way to measure jitter that is composed of all the bit periods of a
captured waveform superimposed upon each other. From the eye diagram, which
is commonly centered within one UI, differences in the rising or falling edges of
the signal can be easily discovered. These changes, related with the jitter of the
signal, have an important contribution to the BER of the link when the setup is not
adequate. A “closed” eye diagram may correspond to a high BER in the system.
The slow control high-speed link has also been investigated using eye dia-
grams, as it is presented in Fig. 4.11. Both diagrams have been generated with a
40 GSa/s oscilloscope [Agi13] and a 7 GHz differential probe already introduced
in this chapter. The probe has been attached at the contacts of the decoupling
capacitors of the transmission and reception sides of the slow control high-speed
link. The link has been configured to send PRBS patterns and an external fiber
loopback has been set, as it has been explained previously.
Both captured eye diagrams have an aperture lower than expected, espe-
cially the receiving diagram. This fact may be induced from the non-ideal point
of capture within the trace, as the decoupling capacitors are located in an inter-
mediate point of the trace, between the GTP transceiver from the FPGA and the
QSFP connector for the transmission and vice versa for the reception. Thus, the
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Figure 4.11: Eye diagrams for the slow control link at the decoupling capacitors
of the transmission (top) and reception (bottom) sides of the link.
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correct point to analyze the signals would be the receiving pins of the QSFP and
GTP transceiver, respectively. Nevertheless, the mean value of the random jitter
measured from the eye diagram for the receiver (11.53 ps) is in accordance with
the calculated value from the PRBS tests (9.46 ps).
In order to investigate the QSFP contribution to the eye diagram at the re-
ception side, a QSFP connector has been mounted in an empty board and wired to
the optical output of the link under study. The oscilloscope probe has been linked
to the electrical signals in the empty PCB and the oscilloscope has been configu-
red with the same parameters of the previous measurements. The eye diagram
induced by the QSFP transceiver, depicted in Fig. 4.12, shows a similar shape to
the eye diagram of the reception side presented in Fig. 4.11. The thinner lines
in the empty board are originated from the absence of other loads in the trans-
mission line and electromagnetic interference in the board, however, the QSFP
contribution to the eye diagram dominates above the board contribution.
Figure 4.12: Eye diagram for the reception side of the slow control link using only
a QSFP plugged into an empty board.
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Integration in the new FEE system
“Doubt grows with knowledge.”
Johann Wolfgang von Goethe (1749-1832),
German writer.
5.1 Introduction
Once the control card has shown to perform properly during the characte-
rization stage, the board has been inserted in the new FEE chain, together with
the new digitizer and preprocessing prototypes. Although the specifications of
the interfaces between the different boards have been fully described and studied
prior to their integration in the system, each feature has been tested and validated
individually, in order to guarantee a smooth operation.
The integration procedure has also been designed following an incremental
paradigm, adding functionality and complexity to the system at each step. The
developed methods have been fully tested and their results are presented in this
chapter. Some of these tests, especially in the interaction with the preprocessing
board, have led to significant modifications of firmware and software at the pre-
processing side. Thus, the description of a sizeable part of the implementation
details has been skipped, in order to keep a good readability without going be-
yond the scope of this document.
This chapter summarizes the integration of the control card focusing the
three main functions of the board and their impact at a full system level. First,
the slow control of the digitizer boards and the control card is analyzed; detailing
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the implementation of the control services of the preprocessing electronics and
their performance. Second, the synchronization of the digital data originated in
the digitizers and the correction of the different latencies is presented. The control
card performs the broadcast of the signal needed for this purpose. Finally, as the
sampling clock for the ADCs is also provided by the control card, a preliminar data
analysis is also included, presenting the whole operation of the new FEE system.
5.2 Hardware testbench
The testbench composed of the digitizer cards, control card and prepro-
cessing board prototypes, used for the evaluation of the system, is described in
this section. As it has been discussed in the previous chapters, the control card
allows the application of different configurations, although there is a default setup
for the standard conditions, assuming the preprocessing board linked through op-
tical connections and the digitizer boards through the backplane connector.
In Fig. 5.1, a photograph of the working control card prototype is presented.
The optical links of the QSFP connector are linked through multiple fibers to the
preprocessing electronics. As shown in the figure, the green LEDs of the control
card front panel reveal that the card is properly working for the clock distribu-
tion and slow control link. The connection with the digitizer boards required the
development of a small patch, shown in the figure. It injects the signals for the
different associated digitizer boards to mini-HDMI (High-Definition Multimedia
Interface) cables that can be directly connected to the Digi-Opt12 cards.
In the testbench we have used three working digitizer boards and a prepro-
cessing prototype with an ADC add-on, plus a controller card. The preprocessing
board was housed in a 2U server PC, model PowerEdge 2950 from Dell, with a
Intel Xeon 5130 Quad-Core processor up to 2 GHz per core and an Ubuntu 10.10
operating system.
5.3 Slow control services
The first tests of the slow control links between the control card and the
digitizer boards have been performed using the USB link of the control card. As it
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Figure 5.1: Photograph of the control card prototype during the integration tests.
was presented in the previous chapter, the USB link and the developed firmware of
the local FPGA of the control card permit loading different control configurations
of the digitizer boards, using the USB bridge GUI previously described.
Anyhow, in standard working conditions, the slow control is to be per-
formed through the optical high-speed link devoted to this purpose. Thus, the
values of the multiple synchronous registers are to be loaded with the slow con-
trol signals for the different boards in the digitizer module. Although the protocol
has been characterized using evaluation boards [Bar12b]-[Bar13], the firmware
devoted to this scope has been integrated in the preprocessing firmware develop-
ment in order to be loaded using the preprocessing FPGA.
The preprocessing FPGA firmware has been developed using several pa-
rameters that can be controlled through the 4x PCI express link that is also used
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for data read out. Several parameters used for the preprocessing algorithms, local
slow control, etc. can be accessed from specific registers of the FPGA mapped
to the PC memory by means of the PCI express link. A custom software library,
developed in C++ language, has been developed to perform the different tasks and
to interface to a custom driver of the new preprocessing boards.
In order to be able to use the control card with the preprocessing electronics,
the synchronous mirror registers used for the slow control of the digitizer module
have been included as well in the preprocessing firmware, and remapped in the
PC memory. Additional variables have been also included in order to monitor the
status of the mirror registers.
At a software level, a set of custom C++ classes have been added to the
software library in order to perform the slow control services of the control card
and their associated digitizer boards. The collaboration diagram of the control
card class is presented in Fig. 5.2; it is the main developed class devoted to the
slow control of the digitizer modules. The figure is included in the documentation
of the software library used by the PC holding the preprocessing boards. It shows
the different classes dedicated to the devices present in the slow control bus in the
control card or in the associated digitizer boards.
From a low-level point of view, the i2cDeviceCC, spiDeviceCC and uWireDe-
viceCC classes shown in Fig. 5.2 implement the low-level read and write functions
to the memory-mapped registers linked to the slow control buses of the different
boards. The specific classes that interact with the different devices communicate
with these low-level classes depending on the serial protocol of the device in-
volved. Furthermore, the DRP bus signals for the local GTX transceiver at the
preprocessing FPGA have been included, mainly for debugging purposes.
A feature that may prove useful during the mass-production stage of all
boards in the new FEE chain, is the test of the slow control interfaces; either the
optical one by means of the synchronous registers and the backplane connec-
tion between control card and digitizer boards. For this purpose, a specific test,
performing write and read operations from the preprocessing software to single
devices present at the digitizer modules, has been developed. It consists on setting
specific values on an internal register of each device connected to the slow control
buses, which is lately read for checking the correct functioning of the communica-
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Figure 5.2: Collaboration diagram of the software classes developed for the slow
control of the digitizer modules.
tions. In order to avoid disturbing the system, the write and read operations have
been executed in internal memory regions not involving changes in the default
operating conditions of the system. For the devices where this is not possible,
only read operations of a certain register with a known internal value were exe-
cuted.
This test checks the reliability of the links through the different boards
present in the system. The number of accidental failures of an electronic sys-
tem versus time follows a bathtub curve. Burn-in tests are used for calculating
early failure rates, and usually have a duration between 48 and 168 hours [JED07].
The results of the 48 hours test performed on the slow control links of the digi-
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tizers are shown in Fig. 5.3. The displayed values correspond to the number of
correct write and read operations performed for each device. The last number,
called slow_control, is the number of successful tests performed for each device.
In this test, 100% of successful operations has been reached, as it is shown in the
picture. This test can also be used when validating the operating conditions of the
slow control services of the digitizer modules.
Figure 5.3: Screenshot with the results of the 48 hours stress test of the slow
control links.
5.4 Latency measurements
Another important feature of the new system is the synchronization of the
digital data at their arrival to the preprocessing electronics. The synchronization
signal is sent from the preprocessing electronics together and synchronously with
the system global clock. Both of them are recovered from the GTS system, which
is in charge of the synchronization of the several FEE sections that are present in
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the system. This signal, as it has been already discussed, is received by the con-
trol card and broadcasted to its associated digitizer boards, where it is injected in
the analog input of the ADCs. In order to switch to this operational mode (i.e.
synchronous pulse at the ADC input instead of the usual preamplifier output), the
slow control system sets a particular switch for this goal. The synchronization
pulses allow to determine individually the digital latencies of the several channels
in the system. When the inter-arrival time of the different channels has been mea-
sured, it can be corrected using digital delays inside the preprocessing firmware,
which are implemented with FIFOs (First In, First Out) of different lengths. A
global summary of the synchronization of the digital data is presented in Fig. 5.4.
Figure 5.4: Outline of the data and synchronization signal paths used for the
latency measurements. The representation contains only one acquisition channel.
The first issue that needs to be solved to perform this procedure is related
to the fact that the input signals of the optical transceivers need to be AC coupled
and coupling capacitors need to be mounted at the input and output stages of the
optical transceivers in order to avoid the dependence on the DC component of
the transmitted signals. Thus, a single synchronization pulse may not produce
any output signal at the other end of the optical link as the transmitted signals
have to be DC-balanced. For this reason, instead of transmitting single pulses, the
synchronization pulses are sent as a missing edge in a clock-like signal derived
from the global clock of the system. As this signal is then digitized at the 100 MHz
sampling frequency of the system, a lower frequency clock needs to be transferred
in order to be able to recover it from the digital data. The selected frequency is
10 times lower than the sampling clock (10 MHz), which is also compatible with
the transmission requirements, as it is presented in Fig. 5.5. In the figure, three
synchronization signals with the absence of an edge in the clock are presented for
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different acquisition channels.
Figure 5.5: Chipscope screenshot at the preprocessing FPGA with a capture of
the synchronization signal.
After receiving the synchronization signals sampled data at the prepro-
cessing stage, a dedicated algorithm has been developed to identify the points
where the received clock signals have a missing edge; a differentiation of the data
is performed in order to easily recognize the data input differences.
The latency measurements are also performed at the preprocessing
firmware by counting the clock cycles from the time when the synchronization
pulse is generated until its reception within the digitized data. This algorithm is
performed for each channel and its results can be accessed from the software li-
brary. In Fig. 5.6, an example of the recorded values of the latency and the internal
pulses that feed the algorithm is shown.
Once the algorithm for the computation of the latency has been validated,
different tests have been executed to confirm that the latency correction remains
valid during the operation of the system. It is worth noting that the architecture
of the applied synchronization method requires the temporary suspension of the
data acquisition, the time needed by each digitizer board to apply the latency
correction algorithm.
In order to check how the digital delays at the preprocessing firmware co-
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Figure 5.6: Screenshot of an example of measured latencies at the preprocessing
firmware and software.
rrect the different latencies of the input channels, an external pulse has been in-
jected simultaneously in the analog inputs of different digitizer boards. Then, a
comparison of the digitized data before and after the digital delay blocks when the
latency correction is applied. Fig. 5.7 shows a set of digitized pulses before and
after the digital delay blocks. The two captures present the data before and after
applying the latency correction method. The blue lines correspond to the input
data to the digital delay blocks and the red lines are the output data of the delay
blocks. In the first figure, the digital delays have initial random values, whereas
in the second figure, the digital delays have been set according to the measured
values. The data is obtained from the Chipscope module inputs used for this test.
Channels from different ADCs in the same board and in different boards have been
individually tested. In the figure, the three channels correspond to different ADCs
in different Digi-Opt12 boards. From the figure, one can see how the analog input
pulses, injected simultaneously, become also concurrent when the different digital
latencies are computed and corrected.
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Figure 5.7: Chipscope captures of the digitized data before and after the digital
delays at the preprocessing electronics. At the top, the signals have been obtained
before the latency correction and at the bottom, the latency of each channel has
been measured and corrected.
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5.5 Digital data
Once all prototypes in the FEE chain have been individually characterized
and the communications between the different boards and other parameters of the
different implemented features have been tested, the first data acquired with the
new electronics have been analyzed. After setting the parameters of the ADCs
through the slow control links and performing the latency correction already pre-
sented, the preprocessing board has been configured to record long traces from
the input data stream. In the first test, the digitizer boards inputs have not been
connected to any source; the goal was to analyze the electronic noise of the base-
line for the different channels, as it was measured for these boards previously
[Pul12].
The binary data stored at the acquisition PC have been transferred to
another server for their offline analysis using the Matlab framework. The traces,
with 200 ksamples per channel, correspond to the analog noise of the system, as
it can be seen in the left side of Fig. 5.8. From that, the histogram of the acquired
data has been fitted using a gaussian distribution, and the standard deviations of
the fit have been computed. An example of this measurement is also attached on
the right part of Fig. 5.8.
Figure 5.8: Example of a digitized trace for the baseline noise analysis. On the
left, the recorded data is presented versus time units. On the right, a histogram of
the values is fitted with a Gaussian distribution.
From the standard deviations of each fit, the SNR of the input signals can
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be individually calculated using the following expression [Arr10]:
SNR = 20 log(2
N=(2
p
2)
 )
Where N is the number of bits of the ADCs (14) and  is the standard deviation of
each gaussian distribution. In addition, the Equivalent Number of Bits (ENOB) of
the whole digitizing system can be easily obtained from the SNR [Arr10]:
ENOB = SNR 1:766:02
Both figures of merit have been computed for each channel. The results are shown
in Fig. 5.9. According to the analyzed data, the new FEE system is able to capture
signals with more than 72 dB of SNR and 11.7 equivalent bits. The SNR value,
according to the manufacturer, is 72 dBFS [ADC11], which is in accordance with
the measured value.
Figure 5.9: SNR and ENOB calculations for each channel computed from the
baseline noise measurements.
Finally, to characterize the performance of the new electronic chain with
a real Germanium detector, a symmetric AGATA crystal, shown in Fig. 5.10, has
been used. The analog outputs of the preamplifiers mounted within the detector
encapsulation have been connected to the inputs of the Digi-Opt12 boards using
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Figure 5.10: Photograph of the AGATA crystal used for the integration tests.
MDR cables, as in experimental conditions. The prototypes of the new electronics
have been set using the standard configuration previously explained.
After the initialization of the devices using the slow control system and
the latency correction, the preprocessing board has been configured to acquire
long traces in order to evaluate the output data from the detector. The same test
has been performed when illuminating the detector with a 60Co source. Then,
the trigger threshold has been set in order to have a counting rate in the kilohertz
range from the source, which is placed a few centimetres from the detector surface.
Finally, the preprocessing board has been configured to acquire energy spectra
from the detector. The energy spectrum of the core signal is presented in Fig. 5.11.
This spectrum, which is already calibrated, shows the characteristic photopeaks
produced by a 60Co source, as it was presented in Fig. 1.6. Furthermore, as it is
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presented in the figure, it already has an energy resolution of 2.5 keV FWHM in the
1.33 MeV photopeak, which is in the expected range of 2.35 keV for the core signal
that was presented in Table 1.2. The measured value has been captured using
a preliminar setup with board prototypes and connection patches, therefore, the
nominal value is expected to be obtained in proper experimental conditions.
Figure 5.11: Energy spectrum from an AGATA crystal using the prototypes of the
new electronics.
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In this document, a detailed description of the development and testing
processes of the control card for the new AGATA digitizer modules has been
presented. The control card, as a key component of the new electronics for the
AGATA array, will play a fundamental role in the whole FEE, slow control and
DAQ systems of the experiment.
Whitin these pages, the designing procedure of the board has been des-
cribed, including the specific simulations performed for the most sensitive sig-
nals of the board. High-speed signal design techniques have been applied during
this stage, which has facilitated the following testing and characterization stages.
These techniques are know to reduce drastically the prototyping cycles, reducing
costs and testing efforts.
After the manufacturing of the first prototypes, the control card has gone
through a set of tests in order to prove the board functionality. The slow control
link with the preprocessing electronics has required a full characterization of the
protocol used, as a novel technique for synchronizing multiple registers between
two FPGAs has been developed.
The high ENOB required for a HPGe detector triggered a complete inves-
tigation of the jitter contribution of the board to the sampling clock for the digi-
tizers. Specific measurements have been performed to qualify the board on this
aspect.
Finally, the integration of the control card prototype in the new electronic
chain of the system has been described; covering the particular analysis of the
card functionality coupled to all the other prototypes of the FEE. This analysis has
proven the effect of the board integration in the whole system whereas qualifying
its use in the new FEE architecture.
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The future work may include the development of a server application to
be run in the PC holding the preprocessing board, in order to communicate with
the Global Electronic Control (GEC) system for the slow control of the digitizer
modules. This application will accept requests from the GEC system or from a
dedicated GUI, as in the digitizer modules of the previous electronics of the array.
In addition, the developed tests will be used for the qualification of the boards
manufactured in the first mass-production of control cards, which has already
been launched.
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I/O connectors pinout
This appendix includes the electrical characteristics and pinout of the diffe-
rent I/Os of the control card, sorted by the position of the connector.
A.1 Front panel
SMB connectors: Clock I/Os
The first two SMB connectors from the top correspond to an input/ouput
pair of the clock distribution network. Their characteristics are shown in Table A.1
and a photograph of the connectors in Fig. A.1.
Type Name Source Electrical standard
Digital CLOCK_IN External CML single ended
Digital CLOCK_OUT Clock fanout CML single ended
Table A.1: Electrical characteristics of the clock I/Os with SMB connectors.
Figure A.1: Photograph of a SMB connector.
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SMB connectors: GPIO
Four GPIOs using SMB connectors are also located in the front panel. A pic-
ture of the connector is presented in Fig. A.1 and their characteristics are included
in Table A.2.
Type Name Source Electrical standard
Digital GPIO_0 FPGA LVCMOS
Digital GPIO_1 FPGA LVCMOS
Digital GPIO_2 FPGA LVCMOS
Digital GPIO_3 FPGA LVCMOS
Table A.2: Electrical characteristics of the GPIOs with SMB connectors.
JTAG
The JTAG connector (on the left side of Fig. A.2) is used for loading the
board firmware to the PROM memory or to the FPGA. Its pinout is included in
Table A.3, and corresponds to the standard JTAG signals.
Type Name Direction Electrical standard Pin
Digital TMS Input LVCMOS 4
Digital TCK Input LVCMOS 6
Digital TDO Output LVCMOS 8
Digital TDI Input LVCMOS 10
Power VCC - - 2
- GND - - 1, 3, 5, 7, 9, 11, 13
- Not connected - - 12, 14
Table A.3: Electrical characteristics and pinout of the JTAG connector.
USB
A mini-USB connector, presented on the right side of Fig. A.2, is located at
the bottom of the front panel.
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Figure A.2: Photographs of JTAG (left) and mini-USB (right) connectors.
A.2 Back panel
Power connector
The power connector, located at the top of the back panel, contains the 5V
input voltage of the control card. The connector pinout is included in Table A.4,
and a photograph of the connector, in Fig. A.3.
Type Name Source Pin
Power P2V0 External 1
- GND - 2
Power P3V3 External 3
- GND - 4
Power P5V External 5
Table A.4: Pinout of the power connector.
QSFP
In Fig. A.4, a photograph of the QSFP connector and a schematic diagram
of the fiber positions are presented. The corresponding signals are classified in
Table A.5, and correspond to the following:
• GTS_ADC_CLOCK: Sampling clock provided by the preprocessing electro-
nics to be distributed to the Digi-Opt12 boards.
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Figure A.3: Photograph of the backplane connectors: the power connector on the
left side and the signal connector on the right side.
• SYNC_PATTERN_IN: Synchronization pattern provided by the prepro-
cessing electronics to be distributed to the Digi-Opt12 boards.
• SC_LINK_RX and SC_LINK_TX: Bidirectional link used for the slow control
of the boards within the digitizer module.
• SYNC_RETURN: Returning signal of the synchronization pattern that may
be used as a feedback of the SYNC_PATTERN_IN signal.
Type Name Source Pin
Optical GTS_ADC_CLOCK Preprocessing RX0
Optical SYNC_PATTERN_IN Preprocessing RX1
Optical SC_LINK_RX Preprocessing RX2
Optical SC_LINK_TX FPGA TX2
Optical SYNC_RETURN FPGA TX3
- Not connected - RX3, TX0, TX1
Table A.5: Signal assignments at the QSFP connector.
112
A.2. Back panel
Figure A.4: Photograph of the QSFP connector and diagram of the fiber positions.
Ethernet
An Ethernet connector, presented in Fig. A.5, is located close to the QSFP
connector, at the back panel.
Figure A.5: Photograph of the Ethernet connector.
Backplane connector
The backplane connector includes the communication signals between the
control card and associated Digi-Opt12 cards. A photograph of the connector is
presented in Fig. A.3 and the pinout is included in Tables A.6, A.7 and A.8. The
description of the signals is included in the following lines (where n is the number
of Digi-Opt12 board):
• CLOCK0_n-, CLOCK0_n+, CLOCK1_n- and CLOCK1_n+: Sampling clock
provided for the ADCs in the Digi-Opt12 boards.
• SYNC_PAT_n- and SYNC_PAT_n+: Synchronization pattern to be dis-
tributed to analog inputs of the ADCs in the Digi-Opt12 boards.
• SYNC_PLL_n: Synchronization pulse for the clock fanout mounted at the
Digi-Opt12 boards.
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• I2C_SCL_n and I2C_SDA_n: I2C bus for the slow control in the associated
boards.
• SPI_SCLK_n, SPI_MOSI_n, SPI_MISO_n and SPI_SS_n: SPI bus for the slow
control in the associated boards.
• RESET_n: Reset signal for the associated boards.
• PRESENT_n: Present signal that indicates the presence of the corresponding
associated board (when is pulled to GND).
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Type Name Direction Electrical standard Pin
Digital SYNC_PAT_1- Output LVDS A1
Digital SYNC_PAT_1+ Output LVDS B1
Digital SYNC_PAT_0- Output LVDS A2
Digital SYNC_PAT_0+ Output LVDS B2
Digital I2C_SCL_1 Output Open Collector 3V3 A3
Digital I2C_SDA_1 Input/Output Open Collector 3V3 B3
Digital PRESENT_1 Input Passive A4
Digital SYNC_PLL_1 Output CMOS 3V3 B4
Digital PRESENT_0 Input Passive A5
Digital SYNC_PLL_0 Output CMOS 3V3 B5
Digital CLOCK1_1- Output LVDS A6
Digital CLOCK1_1+ Output LVDS B6
Digital CLOCK1_0- Output LVDS A7
Digital CLOCK1_0+ Output LVDS B7
Digital I2C_SCL_0 Output Open Collector 3V3 A8
Digital I2C_SDA_0 Input/Output Open Collector 3V3 B8
Digital CLOCK0_1- Output LVDS A9
Digital CLOCK0_1+ Output LVDS B9
Digital CLOCK0_0- Output LVDS A10
Digital CLOCK0_0+ Output LVDS B10
Table A.6: Pinout of the backplane connector (1/3).
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Type Name Direction Electrical standard Pin
Digital RESET_1 Output CMOS 3V3 C1
Digital RESET_3 Output CMOS 3V3 D1
Digital RESET_0 Output CMOS 3V3 C2
Digital RESET_2 Output CMOS 3V3 D2
Digital SPI_SS_1 Output CMOS 3V3 C3
Digital SPI_SS_3 Output CMOS 3V3 D3
Digital SPI_SS_0 Output CMOS 3V3 C4
Digital SPI_SS_2 Output CMOS 3V3 D4
Digital SPI_MOSI_1 Output CMOS 3V3 C5
Digital SPI_MOSI_3 Output CMOS 3V3 D5
Digital SPI_MOSI_0 Output CMOS 3V3 C6
Digital SPI_MOSI_2 Output CMOS 3V3 D6
Digital SPI_MISO_1 Input CMOS 3V3 C7
Digital SPI_MISO_3 Input CMOS 3V3 D7
Digital SPI_MISO_0 Input CMOS 3V3 C8
Digital SPI_MISO_2 Input CMOS 3V3 D8
Digital SPI_SCLK_1 Output CMOS 3V3 C9
Digital SPI_SCLK_3 Output CMOS 3V3 D9
Digital SPI_SCLK_0 Output CMOS 3V3 C10
Digital SPI_SCLK_2 Output CMOS 3V3 D10
Table A.7: Pinout of the backplane connector (2/3).
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Type Name Direction Electrical standard Pin
Digital SYNC_PAT_3- Output LVDS E1
Digital SYNC_PAT_3+ Output LVDS F1
Digital SYNC_PAT_2- Output LVDS E2
Digital SYNC_PAT_2+ Output LVDS F2
Digital I2C_SCL_3 Output Open Collector 3V3 E3
Digital I2C_SDA_3 Input/Output Open Collector 3V3 F3
Digital PRESENT_3 Input Passive E4
Digital SYNC_PLL_3 Output CMOS 3V3 F4
Digital PRESENT_2 Input Passive E5
Digital SYNC_PLL_2 Output CMOS 3V3 F5
Digital CLOCK1_3- Output LVDS E6
Digital CLOCK1_3+ Output LVDS F6
Digital CLOCK1_2- Output LVDS E7
Digital CLOCK1_2+ Output LVDS F7
Digital I2C_SCL_2 Output Open Collector 3V3 E8
Digital I2C_SDA_2 Input/Output Open Collector 3V3 F8
Digital CLOCK0_3- Output LVDS E9
Digital CLOCK0_3+ Output LVDS F9
Digital CLOCK0_2- Output LVDS E10
Digital CLOCK0_2+ Output LVDS F10
Table A.8: Pinout of the backplane connector (3/3).
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Appendix B
Firmware version 1.0
This appendix includes a short description of the firmware structure of the
control card (version 1.0), which is presented in Fig. B.1. The different elements
correspond to VHDL modules included in the project. Each module encapsulates
part of the functionality of the board, as it is detailed in the following sections.
B.1 top_module
The top_module is the higher level module that instantiates all modules and
contains all FPGA I/Os. Its main functionality is to link the different sub-modules
to the FPGA I/Os or to other modules. The three main tasks performed by the
top_module are:
• Generate a reset signal when the firmware is loaded in order to reset the
whole firmware logic.
• Create signal multiplexers in order to separate the FPGA I/Os into different
signals to be linked with different sub-modules.
• Instantiate I/O buffers to work with internal FPGA nets in the rest of sub-
modules.
B.2 clock_manager
The clock_manager module is in charge of controlling the clock distribu-
tion network of the board. The main functions performed in this module are the
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Figure B.1: Outline of the firmware structure of the control card.
external PLL initial configuration, input switch selection and output switch selec-
tion. For the first function, the module instantiates the pll_def_confmodule, as it is
shown in Fig. B.1, to load the default configuration in the PLL after the initial reset
of the board. The input and output clocks can be controlled by external switches,
as it has been presented in Fig. 4.4, and their configuration is performed in this
module.
B.3 mgt_manager
The mgt_manager module includes the logic regarding the QSFP control
signals and the bidirectional slow control link with the preprocessing board. This
module instantiates the modules regarding the synchronous registers, as it has
been already described, and the modules regarding the PRBS tests, which are also
executed using the slow control link with the preprocessing electronics. The rest
of modules regarding the synchronous registers have not been included in Fig. B.1
for clarification. The reader may find further information about the synchronous
registers firmware hierarchy in [Bar12b]-[Bar13].
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B.4 uart_manager
The UART link through the USB connector mounted in the control card re-
quires a communications manager using the UART protocol in the firmware. The
uart_manager module is in charge of generating the messages sent through the
UART link and receiving the user characters in order to disentangle the board con-
figuration that has to be loaded. Thus, a lower level module, called uart_module,
is in charge of the serialization of the data stream and generation of the user clock
frequency to communicate within the protocol. Then, a higher level interface is
provided to the uart_manager module, who generates the characters to be sent
and recovers the selected configuration from the user typewriting. The selected
configuration is sent to the top_module using a specific module output.
B.5 slow_control_mux
The slow_control_mux module contains several signal multiplexers for the
slow control buses of the digitizer module. In this module, the input configuration,
recovered from the uart_manager module, controls the setup of the multiplexers,
according to the values included in Table 4.2. In the case of configurations re-
garding the link of the GPIO lines of the USB-to-UART device with slow control
buses, this module controls the internal FPGA multiplexers that connect the diffe-
rent signals. When other tests are loaded, the slow_control_muxmodule generates
a logic signal to indicate that a certain test is active. This signal can be used by
other module, as in the PRBS test whose receiver is the mgt_manager module, or
by slow_control_mux sub-modules. The LEDs, SMB and J12 tests are performed
in dedicated sub-modules that are also depicted in Fig. B.1. The slow_control_mux
module controls the begin and end of these tests and presents the results (for the
SMB and J12 tests) using the LEDs signals.
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